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ABSTRACT 
This thesis describes the analysis, design and implementation of a high performance 
DSP-based servo drive for a limited-angle torque motor used in thermal imaging 
applications. 
A limited-angle torque motor is an electromagnetic actuator based on the Laws' relay 
principle, and in the present application the rotation required was from - 10° to 
+ 10° in 16 ms, with a flyback period of 4 ms. To ensure good quality picture 
reproduction, an exceptionally high linearity of ±0.02 ° was necessary throughout the 
forward sweep. In addition, the drive voltage to the exciting winding of the motor 
should be less than the +35 V ceiling of the drive amplifier. A research survey 
shows that little literature was available, probably due to the commercial sensitivity 
of many of the applications for torque motors. 
A detailed mathematical model of the motor drive, including high-order linear 
dynamics and the significant nonlinear characteristics, was developed to provide an 
insight into the overall system behaviour. The proposed control scheme uses a multi- 
compensator, multi-loop linear controller, to reshape substantially the motor response 
characteristic, with a non-linear adaptive gain-scheduled controller to compensate 
effectively for the nonlinear variations of the motor parameters. The scheme 
demonstrates that a demanding nonlinear control system may be conveniently analyzed 
and synthesized using frequency-domain methods, and that the design techniques may 
be reliably applied to similar electro-mechanical systems required to track a repetitive 
waveform. 
A prototype drive system was designed, constructed and tested during the course of 
the research. The drive system comprises a DSP-based digital controller, a linear 
power amplifier and the feedback signal conditioning circuit necessary for the closed- 
loop control. A switch-mode amplifier was also built, evaluated and compared with 
the linear amplifier. It was shown that the overall performance of the linear amplifier 
was superior to that of the switch-mode amplifier for the present application. The 
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control software was developed using the structured programming method, with the 
continuous controller converted to digital form using the bilinear transform. The 6- 
operator was used rather than the z-operator, since it is more advantageous for high 
speed sampling systems. The gain-scheduled control was implemented by developing 
a schedule table, which is controlled by the DSP program to update continuously the 
controller parameters in synchronism with the periodic scanning of the motor. 
The experimental results show excellent agreement with the simulated results, with 
linearity of ±0.05 ° achieved throughout the forward sweep. Although this did not 
quite meet the very demanding specifications due to the limitations of the 
experimental drive system, it clearly demonstrates the effectiveness of the proposed 
control scheme. 
The discrepancies between simulated and experimental results are analyzed and 
discussed, the control design method is reviewed, and detailed suggestions are 
presented for further work which may improve the drive performance. 
Keywords: Limited-angle torque motor, servo drive, gain-scheduled control, DSP, 
digital controller, linear power amplifier, stivitched-mode amplifier 
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Chapter 1 
Introduction 
1.1 RESEARCH BACKGROUND 
In servo systems, electrical rotary actuators play important roles in control, 
measurement and energy conversion. A great number of actuator designs exist, 
owing to the very wide range of applications and the fact that complete changes in the 
actuator structure are needed to achieve both economic and performance-optimum 
solutions in the different requirements. Actuators familiar to industrial engineers, 
apart from conventional DC and AC motors, include stepping motors, brushless DC 
motors, linear motors, etc., whose designs are based on well established electro- 
magnetic theory and techniques [1,2,3], while their industrial applications are well 
documented [4,5]. A less familiar device, although widely used in aerospace and 
military equipment is the limited-angle torque motor, which converts small electrical 
signals into limited mechanical motion, which in turn operates a servo load such as 
a valve in a hydraulic system, or a mirror in an optical scanning system. In the 
absence of any nonlinearities, the magnitude and direction of the rotor deflection are 
directly proportional to the stator winding current and, due to the inherently high 
magnetic stiffness, the rotor returns to its equilibrium position when the current is 
removed. The torque motor described in this thesis is for use in thermal imaging 
applications, where the rotor must follow extremely accurately a fast-changing 
periodic reference. 
There is a notable lack of published literature relating to the control of a limited-angle 
torque motor, although many publications consider electric drives required to tracking 
either a step or a ramp input [6,7,8,9,10,11] . In 1988, a control scheme, 
known as 
repetitive control [12], was proposed specifically for systems subject to a periodic 
reference. The idea was based on the internal model principle [13], which states that 
the output should follow the reference without a steady-state error when the controller 
incorporates a model of the reference. For example, no steady-state error follows a 
step change in the reference of a type 1 stable feedback system, as a result of the use 
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of an integrator its, which is the transfer function model of the step function. 
However, when applied to repetitive control, the internal model principle does not 
guarantee control system stability. In fact, the inclusion of a delay element to 
represent the periodic function in the form of a transfer function has a detrimental 
effect on the stability. It was necessary to sacrifice ideal tracking, when the control 
system was modified, to ensure stability. The latest investigations using repetitive 
control [14,15] show that the addition of compensation networks and a periodic 
corrective filter can force accurate tracking, but only when the motor model has 
relatively slow and linear dynamics. No existing practical applications of repetitive 
control schemes were found in the publication survey conducted for this research. 
An entirely different approach to controlling the motor used a conventional three-loop 
control scheme [16], but in practice this was only effective when a linear model was 
used for the motor, and the controller was designed essentially on a trial-and-error 
basis. To overcome the nonlinear variations that exist in the motor parameters, the 
earlier stage of the research introduced a deliberately-distorted waveform into a 
feedback loop, but even this failed to achieve the necessary control accuracy, due to 
insufficient dynamic compensation [17]. 
1.2 RESEARCH OBJECTIVE 
The objective of this research is to develop a systematic engineering methodology, 
based on which a servo control system subject to a periodic reference can be 
synthesised conveniently and effectively, to design, construct and test a 
microprocessor-controlled prototype drive and to obtain experimental results, which 
are comparable to the simulated results and demonstrate a satisfactory performance. 
A pragmatical approach was strongly recommended and encouraged, such that the 
research should lead to visible results, which may be suited directly to engineering 
applications. 
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1.3 THESIS ORGANISATION 
Chapter 2 introduces three main types of limited-motion actuator: the double-wound, 
the toroidal and the Laws' relay actuator. A detailed description is given of the 
Laws's relay principle, based on which the limited-angle torque motor is designed and 
constructed. The motor control specification for a typical application in thermal 
imaging is presented. 
Chapter 3 describes the development of a detailed mathematical model for the 
actuator, which incorporates both the high-order linear dynamics and the significant 
nonlinear characteristics. Various experiments were conducted to obtain information 
on the various inter-relationships, and the block diagram representation is used to 
effectively model the motor. The accuracy of the model was validated by static and 
time response tests on the experimental motor. 
Chapter 4 is devoted to the analysis, design and simulation of the drive control 
system. The control specification is analyzed in a manner by which the application 
requirements are linked to the control performance and design problems. The 
frequency response method and performance are outlined, with the system 
compensation schemes briefly reviewed. The proposed control scheme comprises two 
key elements: a multi-compensator and a multi-loop linear controller, to reshape 
substantially the motor response characteristic, and a nonlinear gain-scheduled 
controller, to compensate effectively for the nonlinear variations of the motor 
parameters which considerably degrade the control accuracy. The design is 
confirmed by both frequency-domain performance and time-domain simulations, using 
the control software Matlab/Simulink. 
Chapter 5 analyzes the motor drive behaviour and establishes that, due to its four- 
quadrant capability and wide-bandwidth, a linear amplifier is suitable to drive the 
motor. The two main four-quadrant linear amplifiers, linear bipolar and bridge 
amplifiers, are described and compared. The amplifier performance characteristics 
are reviewed, with the emphasis on AC characteristics, since to a great extent these 
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determine the drive performance. A detailed description is given of the experimental 
amplifier developed for the prototype drive system using a pair of SGS power 
operational amplifiers L465. 
Chapter 6 investigates the use of an H-bridge PWM switched-mode power amplifier 
as an alternative to the linear amplifier. The detailed analysis, based on an 
experimental amplifier designed and constructed during the course of the research, 
indicates that both the limitations of the system bandwidth due to the switching 
operation and the nonlinearity introduced by the dead time inherently associated with 
the bridge circuit, have a considerable effect on the drive performance. The 
comparisons between the linear and switch-mode power amplifier, lead to the 
conclusion that the linear power amplifier should be used because of its superior 
overall performance. A switched-mode amplifier may also be used, but only when 
the above shortcomings are overcome. 
Chapter 7 describes in detail the controller hardware and software developed for 
implementing the proposed drive control system, with the TMS320E14 DSP being 
chosen as the core of the hardware. The circuits for analog-to-digital and digital-to- 
analog converters, the address decoder, multiplexer, feedback signal conditioning and 
various DSP on-chip peripherals are discussed. The continuous controller was 
converted into digital form using the bilinear transform with the 6-operator, which has 
the overall advantage over the conventional z-operator when a fast sampling rate is 
used. The discrete gain-scheduled control is realized by developing a schedule table, 
which is stored in the DSP, and accessed by the control program to update 
continuously the controller parameters. The control software is designed using the 
structure programming methodology, with the source code written in the DSP 
assembly language. The assembled object code may be either programmed into the 
DSP on-chip EPROM, or downloaded from a PC under the TI DSP Development 
System for debugging and testing. The choice of the sample rate and its effect on 
the system performance are discussed. 
Chapter 8 describes experimental studies on the motor drive control system, detailing 
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both the procedures used for tuning the multi-loop multi-compensator controller and 
the practical results obtained, and these are compared with the predicted results 
achieved in simulations. An additional current lead compensator is used to 
compensate for the lagging effect of the A/D converter (Zero-Order-Hold) ignored 
in the earlier theoretical investigation. Other practical aspects, such as the limited 
word-length representations for the continuous controller coefficients, and the 
computing time allocated for the individual digital compensators, are also discussed. 
Conclusions, discussions and suggestions for further work appear in Chapter 9. 
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Limited-Angle Torque Motor 
This chapter briefly introduces the three main types of limited-motion actuators 
widely used in servo control systems. It discusses in detail the construction and 
operation of one of these types, the limited-angle torque motor, and describes the 
control specification required for the present application of thermal imaging. 
2.1 INTRODUCTION TO LIMITED-MOTION ACTUATORS 
Limited-motion actuators have been used widely in positional control servo systems 
[18,19,20,21]. While most of the applications are simple point-to-point tasks, there 
is an increasing need for actuators capable of positioning loads in 'an analogue way', 
in contrast to 'a binary way'. This is particularly true with rotary actuators, which 
are often required to move and position a load at any point of a pre-defined 
trajectory, or to operate a control valve in a linear manner. In high or medium 
torque applications, hydraulic or pneumatic actuators are more suitable than electric 
actuators [22], but in low torque applications (less than 1 kNm), electric actuators are 
usually preferred. Despite their lower torque and force per-unit size and weight, 
compared with their hydraulic and pneumatic counterparts, electromechanical 
actuators have obvious advantages, such as being both more economic and easily 
interfaced with control systems. In addition, bulky and costly pipework and other 
auxiliary equipment are not necessary. 
Electric rotary actuators may be divided into two main categories: 
(1) those requiring a step-down gearbox transmission; 
(2) direct-drive devices. 
Whereas type (1) actuators provide a higher output torque and power, type (2) 
actuators are quieter and are not subject to nonlinear effects such as backlash, gearbox 
friction, etc.. Prominent among the various direct drive devices is the limited-motion 
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rotary actuator, which has been applied in various servo control systems [23,24,25]. 
The limited-motion rotary actuator is a device that can drive a load through a limited 
angle of deflection, usually less than ±180°. Due to this property, it is also known 
as a limited angle torque motor, limited angle torquer, or even torque motor [26,27]. 
The three main types of limited-motion actuators rely on the polarized reluctance 
principle [28] and are shown in Fig. 2.1. 
(a) the double-wound type [23,24] is used for large angular travel and has 
concentrated windings on both the stator and the rotor; 
(b) the toroidal type [25] has a distributed winding on the stator and a permanent 
magnet rotor 
(c) the Laws' relay type [29] is used for small angular travel and has a coil and 
permanent magnet excitation on the stator, and a salient soft-iron rotor. 
The device in this thesis is based on the Laws' relay principle. 
2.2 LAWS' RELAY PRINCIPLE 
2.2.1 Principle of Operation 
The flux patterns for a Laws' relay actuator are shown in Fig. 2.2, with two magnetic 
circuits carrying the flux produced by the pair of permanent magnets and another two 
carrying the flux produced by the control windings. In the equilibrium position, the 
rotor bridges the stator poles, thereby maintaining a state of magnetic balance in the 
four air gaps. When a current is applied to the control winding, the balance of the 
magnetic bridge is disturbed and the rotor moves to a new equilibrium position. 
The control winding may be supplied from either a single-ended or a bipolar source. 
With a single-ended input, two control windings are series connected and the direction 
of the armature rotation is determined by the direction of the current flow. On no- 
7 
Chapter 2 Limited-Angle Torque Motor 
load the angle of rotation is proportional to the amplitude of the input current, while 
on load the armature rotates to a position at which the torque produced by the control 
current is equal and opposite to the applied load torque. With a bipolar supply, both 
the torque produced and the deflection are related to the difference between the 
currents flowing in each of two symmetric control windings. Since the torque output 
is proportional to the net current, it is possible to position accurately a load within the 
angular deflection range of the torque motor by controlling this current. 
Full details of Laws' relay type actuators are described in the technical note 'An 
Electro-Mechanical Transducer with Permanent Magnet Polarisation' [29]. 
2.2.2 Description of Limited-angle Torque Motor 
The design and construction of the limited-angle torque motor is based on the Laws' 
relay principle. The motor, shown in Fig. 2.2, has a moving-iron rotor with a 
relatively low inertia, that rotates up to a maximum ± 15 ° within a magnetic bridge 
formed by an exciting winding and rare-earth permanent magnets on the stator. 
Excitation of the stator winding causes an unbalance of the magnetic bridge, 
producing a resultant torque, with a magnitude and direction which are dependent 
upon the current and the angular position of the shaft. 
In the experimental unit, a high accuracy brushless capacitive transducer with an 
extremely low inertia rotor was fitted to the shaft to sense the rotor position. The 
change in capacitance with position is converted into an electrical signal through a 
built-in electronic circuit, forming a signal conditioning module with a bandwidth of 
5kHz. 
Fig. 2.3 is an engineering drawing of an experimental motor provided by Coercive 
System Ltd.. The specifications of the FSM-S526 Frame Scan Motor System 
consisting of the motor/transducer unit and the signal conditioning module, are given 
in Appendix A. 
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2.2.3 Stiffness 
One of the principal features that distinguishes a limited-angle torque motor from a 
conventional electric motor is its inherent stiffness, which makes it particularly 
suitable for high performance servo control systems, such as aerospace servo-valve 
control, where fail safe operation is vital. 
If the rotor of Fig. 2.2 is moved from the centre position, by means of an external 
force applied to the shaft, the unbalanced static fluxes that result produce a force 
opposing the external load in an attempt to restore the initial state of magnetic 
balance. The rotor will move to a new balance position dependent upon the magnetic 
restoring force and the applied external force. This magnetic restoring force is 
known as the stiffness and is measured in terms of torque per deflection angle. 
Since the torque of a limited angle torque motor is a direct function of the control 
current, it can be measured at any point of the rotor deflection. This information is 
usually presented in terms of the torque/deflection characteristics of Fig. 2.4. It is 
evident from these that the slope of the characteristics at different levels of excitation 
is the same as that at zero-current, which represents the stiffness of the motor. It 
follows that any modification to the stiffness will result in a corresponding 
modification to the slope of the torque/deflection characteristic when energized. This 
modification may be made by adjusting the strength of the static magnetic field 
produced by the permanent magnets. 
From the viewpoint of design, a primary factor to be considered when determining 
the motor stiffness is the nature and magnitude of the driven load. In most cases, the 
stiffness of the motor has to be such that the centralizing force is sufficient to 
overcome the combined effects of the stiffness of the controlled plant at any position 
in the range of deflection. 
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2.2.4 Dynamic Characteristics 
As with other electric motors, the dynamic characteristics of a limited-angle torque 
motor may be described by the frequency response. The typical characteristic for a 
Laws' relay actuator [29], shown in Fig. 2.5, has a flat low-pass property in the 
frequency range 0- 10 Hz. This then falls at a slope of about 6 dB/octave in the 
mid-range from 10 to 150 Hz and exhibits a much higher resonant frequency of 100 - 
300 Hz than usually occurs in a conventional motor. This implies that the actuator 
is ideal for high speed servo control systems. 
Further investigations into various actuator parameters show that the frequency 
response changes with different operating conditions, such as the setting of the 
maximum deflection angle. This reflects the fact that the nonlinear parameter 
characteristics may significantly affect the dynamic characteristics and thereby 
influence the overall design of the control system. For the limited-angle torque motor 
provided by Coercive System Ltd., the performance characteristics, such as 
deflection/current, deflection/torque and hence torque/current can all be conveniently 
measured or inferred. Although these are static considerations, they provide direct 
information on the motor parameters. 
Further detailed dynamic characteristics of the motor are investigated in the next 
chapter using more rigorous mathematical methods. 
2.3 CONTROL SPECIFICATION 
The control specification for the limited angle torque motor used in the present work 
relates to the specific application of thermal imaging, where a mirror is mounted on 
the rotor shaft and a light beam is projected onto the mirror. The rotor shaft is 
required to sweep through an angle from -10° to + 10° in 16 ms, then fly back 
during the following 4 ms. The deflection cycle is then repeated, as shown in Fig. 
2.6. This operation makes the light beam sweep over a screen in a similar way to 
the time base used in an oscilloscope. An exceptionally high linearity, ±0.2 % of the 
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full scale deflection of ± 10', is required for the linear sweep to ensure quality 
pictures. The scan efficiency is defined as the ratio of the time taken for the linear 
sweep and the cycle period, and for this application it should not be less than 80 %. 
i. e., 16 ms for the linear scanning and 4 ms for the flyback. This is extremely 
difficult to achieve, and imposes very stringent requirements on the drive control 
system. A thorough literature survey found little material published on this specific 
control subject, and the limited number of publications relating to the design and 
construction of the limited-angle torque motor were quoted previously. 
In view of the specialized nature of the design methods and production techniques 
associated with torque motors, there has been a tendency for manufactures to guard 
against the publication of information which may be of use to competitors, and this 
tendency has led to a general lack of technical information that would aid research. 
11 
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Fig. 2.6 The ideal rotor position waveform 
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Motor System Modelling and Dynamic Analysis 
A detailed mathematical model was developed to predict the dynamic behaviour of 
the torque motor. It is important that the model should be accurate, as it provides the 
basis for the design of the control system that must achieve precise control during the 
linear scanning period. This chapter describes both linear and a nonlinear models for 
the motor, with the transfer function based linear model being analyzed in both the 
time- and frequency-domains and providing a basic understanding of the dynamic 
characteristics. A block diagram representation was used to model the nonlinear 
system, which effectively combines both the linear high-order dynamics and nonlinear 
characteristics. Validation of this model was provided by careful experimental tests 
on the motor. 
3.1 LINEAR MODELS [301 
The equivalent circuit shown in Fig. 3.1 may be used to represent the limited-angle 
torque motor. The exciting coil is modelled as a series L/R circuit, with a voltage 
source eb representing the e. m. f generated in the coil due to rotor movement in the 
magnetic field. 
Reference to Fig. 3.1 shows that the rotor position is controlled by the voltage v; 
applied to the exciting coil. Kirchhoff's voltage law then gives 
vi = Ri +Ldi + eb dt 
or 
di 
=L -1(vl - eb - Ri) dt 
The electromagnetic torque of the motor is 
(3.1) 
(3.? ) 
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T= 
m 
and the generated e. m. f is 
The mechanical equation is 
Kti 
eb = Kb 
A= 
Kbi2 
dt 
2 
T= K6 + KfdB + Jd 
6 
dt dt2 
or 
d2e 
= J-1(T -K fl - Kfd6 dt2 dt 
where 
de -=n dt 
(3.3) 
(3.4) 
(3.5) 
(3.6) 
(3.7) 
Eqns. (3.1) to (3.7) together form a model for the motor. If the state variables of the 
system are defined as i, n and 0, the above equations may be rewritten in the matrix 
form of Eqn. (3.8), which is the state equation model and comprises a set of first- 
order differential equations. 
di 
dt 
dn 
dt 
d6 
dt 
-- Lp LL 
KI -Kf -K 
JJJ 
010 
i 
n 
6 
+ 
1 
L 
0 
0 
V (3.8) 
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The corresponding state diagram of the motor is shown in Fig. 3.2. Using Mason's 
formula [31], and with the initial states all set to zero, the overall transfer function 
between the motor position 6(s) and the input voltage V(s) is obtained as 
O(S)- Kt 
V(s) JLs3+(RJ+KA)s2+(KtKb+KýR+LK )s+KR 
(3.9) 
Alternatively, the block diagram representation shown in Fig. 3.3 may be deduced 
by taking Laplace Transforms of Eqns. (3.1) to (3.7). The advantage of using a 
block diagram is that it gives a clear insight into the interrelationships existing 
between each component of the motor system, and Fig. (3.3) has been used 
throughout the analysis and design of the control system. 
The full mathematical model of the torque motor may be obtained by substituting the 
nominal parameters, given in Appendix A, into Eqns. (3.8) and (3.9) and Fig. 3.3, 
giving the state equation model of Eqn. (3.10), the overall transfer function model of 
Eqn. (3.11) and the block diagram transfer function model of Fig. 3.4 respectively. 
di 
dt 
dw 
dt 
d9 
dt 
-3.5x102 -2.8 0 
4.2x105 -3.3x102 -8.3x105 
010 
O(S)- 9259259.3 
I 
GJ 
G(s)=_`-'= 
V(s) s 3+ 688.9s 2 +2109207.3s+296296304.1 
18 
f22.2 
+I0v (3.10) 
LO 
(-i. 11) 
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3.2 OVERALL TRANSFER FUNCTION MODEL ANALYSIS 
The high-order transfer function for the linear model of the torque motor normally 
results in a complex analysis, due to difficulties in establishing analytical relationships 
relating the process performance with the system parameters. On the other hand, 
analytical expressions for first- and second-order systems are well defined [32], and 
an investigation was therefore made to determine if the high-order system could be 
approximated to by a low-order one. One possible method, termed the dominant pole 
approach [33], uses either one pole or a pair of poles that have dominant roles in the 
transient response performance, but these do not exist in the transfer function being 
investigated. Another reduced-order method [34] uses an equivalent low-order 
transfer function as an approximation, with the two systems having similar responses 
according to certain prescribed criteria. Unfortunately, it is not possible to achieve 
this with the motor transfer function. It was concluded therefore that a low-order 
approximation to the motor system was inappropriate, and that the original high-order 
model needed to be used in the control analysis and design. 
The alternative to a reduced-order method is to consider the overall system to 
comprise a second-order system in cascade with a first-order system. The dynamic 
analysis is then based on the two individual low-order subsystems, in a process that 
is termed cascade decomposition. Eqn. (3.11) rewritten in the factorized form: 
G(s) = 
9259259.3 
(s + 146) (s 2 +542.9s+2029982.9) 
(3.12) 
gives a transfer function of the motor system comprising a negative real pole, s= 
-146 and a pair of conjugate complex poles, s= -245 ± 
1299j. Eqn. (3.12) may be 
divided into the two subsystems 
G(s) =KpG1(s)G2(s) 
(3.1 3) 
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where 
4.6 G1(s) _ 
s+ 146 
and 
G, (s)= 2029982.9 111 
s2 +542.9s +2029982.9 
(3.14) 
(3.15) 
Comparing the transfer functions of the prototype first-order and second-order 
subsystems, with the standard forms of Eqns. (3.16) and (3.17), shows that the 
system parameters are obtained as a natural oscillatory frequency wn = 1424.8 
rad/sec. and damping ratio = 0.19, with a corner frequency w, = 146 rad/s and 
a loop gain K, = 4.6, thus 
. "f . 
Ki 
(-Tlks) = 
S+ W1 
(3.16) 
2 
G2(s) _ (3.17) 2 
S2 
(an 
+ 2ý6)n + Wn 
Fig. 3.5 shows a block diagram comprising these two low-order subsystems, forming 
the equivalent overall transfer function. 
The magnitude/frequency-response characteristics of the two low-order subsystems 
and the cascaded system representing the motor are given in Fig. 3.6. It is evident 
that the 3rd-order system is dominated mainly by the first-order subsystem, as both 
the DC gains and the corner frequencies are close, and comparison of Figs 3.6(a) and 
(c) shows that the resonant property of the second-order subsystem is retained, with 
a slightly decreased resonant frequency but a considerably attenuated resonant peak. 
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3.3 LINEAR MODEL TIME RESPONSE ANALYSIS 
The dynamic characteristics of a torque motor may also be conveniently investigated 
via a time response simulation, for which the use of a block diagram model is most 
appropriate. Three standard test signals, i. e., step, ramp and sinusoidal were used 
to determine the system performance. A step response test reveals a great deal about 
the speed of response to an abrupt change in input and represents typical conditions 
in an actual control system, i. e., a sudden change in the speed demand or a load 
disturbance. A ramp response test shows how the system follows linear changes in 
input with time, while a sinusoidal test examines the response to a periodic input. 
The reference input to the motor in the present application is a combination of these 
three basic responses. 
A block diagram representation of the torque motor incorporating three built-in 
internal feedback loops is shown in Fig. 3.8. The additional 'frictional torque loop' 
is derived from the block diagram of Fig. 3.4, to illustrate the detailed internal states 
of the motor. Due to the existence of the back e. m. f loop, it is impossible to separate 
the R-L electrical network from the mechanical network, preventing analysis of the 
individual blocks of the diagram. 
When step, ramp and sinusoidal inputs are applied to the system of Fig. 3.7, the time 
response waveforms at various points are as shown in Figs. 3.8 to 3.10 respectively, 
based on which the dynamic characteristics of the linear model may be outlined as: 
(1) The torque motor is extremely fast-acting and capable of generating high 
instantaneous acceleration due to the large torque-to-inertia ratio AT,,, /J, where 
OTm = Tm - TS - Tf. This may also be seen from the very small mechanical 
time constant Tm = J/Kf =3 ms, which is comparable to the electrical time 
constant Te = L/R = 2.8 ms. The inherently high mechanical resonant 
frequency and stiffness are valuable when the motor is used in high-speed and 
precise positional control. 
21 
Chapter 3 Motor System Modelling and Dynamic Analysis 
(2) The torque motor possesses a low-pass electro-mechanical property that may 
be described by a first-order time-lag system. The step response of Fig. 3.8 
shows a system time constant -re = 7.6 ms, which is close to the 6.9 ms of the 
first-order system discussed in Section 3.2.1. The high-frequency response 
is observed by the oscillations superimposed on the exponentially rising 
waveform, and this may be accounted for by including a cascaded 2nd-order 
oscillatory component, which cannot be neglected in the present application. 
(3) The response of the rotor is limited not only by the back e. m. f, but also by 
the L/R ratio of the control winding which prevents the current from reacting 
quickly to the input demand. This suggests that the current control mode 
should be introduced, so as to improve substantially the 'current following' 
capability. 
(4) The torque response is dominated by the internal stiffness torque, and the 
frictional torque is relatively small. This indicates that the overall 
performance of the motor will be significantly affected by the stiffness 
characteristics. 
(5) Both the current and position responses lag well behind the input voltage, 
suggesting strongly that the motor characteristics will need considerable 
compensation if it is to track accurately the sawtooth input waveform. 
3.4 NONLINEAR STATIC CHARACTERISTICS 
In the previous sections, various linear models for the torque motor were developed. 
Based on the transfer function model, the dynamic characteristics of the motor system 
were analyzed, using both frequency response and time response methods. However, 
to implement accurate control, the nonlinear characteristics that exist in the prototype 
motor must be taken into account. Both experimental measurements and further 
system simulations were therefore performed, to establish a nonlinear model for use 
in the control system design. 
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3.4.1 Ideal Static Characteristics 
The ideal static characteristics of the motor may be obtained by setting the derivative 
terms of Eqns. (3.1), (3.3) and (3.5) to zero, giving 
KI=K, 6 (3.18) 
and 
I= V 
R 
(3.19) 
where V is the DC input voltage, I is the steady state current, 0 is the shaft position, 
and R, K, and KS are the winding resistance (1), torque constant (Nm/A) and stiffness 
constant (Nm/rad), respectively. 
Eqns. (3.18) and (3.19) show that the static characteristics depend on the motor 
parameters. With the nominal values given in Appendix A, the following linear 
relations exist 
0 =Keý (3.20) 
where K01 = 0.5 rad/A, and 
0 =KO V (3.21) 
where Kev = 0.033 rad/V 
3.4.2 Nonlinear Static Characteristics 
The nonlinear static characteristics may be determined experimentally by measuring 
the relationships between the input voltage, motor current, static stiffness torque and 
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output shaft position. The experimental procedure is described below. 
(1) Relationships between input voltage, motor current and shaft position 
With a variable DC voltage applied to the motor, readings of the input voltage, motor 
current, and shaft position are obtained as shown in Fig. 3.11. Fig. 3.12 illustrates 
the nonlinear relationship between the applied current and shaft position. An almost 
linear displacement with current is limited to about ±6°, after which the current 
required to produce a given increase in displacement increases rapidly. 
The winding resistance R can be determined from the slope of the V/I curve of Fig. 
3.13, giving an experimental figure of 16.59 that is close to the design value of 169 
presented in Appendix A. 
(2) Relationship between magnetic stiffness and shaft position 
The magnetic stiffness was measured using a spring balance attached to a shaft 
mounted pulley, as shown in Fig. 3.14. The variation of stiffness (ie torque/shaft 
angle) shown in Fig. 3.15 is clearly a nonlinear relationship above a displacement of 
+6'. The stiffness coefficient is then no longer constant, and is considerably larger 
than the nominal value of 0.25 Nm/rad, given in Appendix A. 
(3) Relationship between torque and current 
Although the torque constant K, of the motor cannot be determined directly, 
combining Figs. 3.12 and 3.15 gives Fig. 3.16, which demonstrates an almost linear 
relation between the motor current and electro-magnetic torque. 
3.4.3 Mathematical Description of Nonlinear Static Characteristics 
An approximate mathematical expression was sought to include the nonlinearity in the 
dynamic model. The best fit to the experimental curve was found to have the form: 
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Y a+-Lo--x 
1 +cx 2 
x 
(3.22) 
The coefficients of Eqn. (3.22) were determined using a computer program known 
as Easyplot, to give the relationship between magnetic stiffness and shaft position as 
0.034 + 7.4 02 0 
1-5.7 02 
(3.23) 
where TS Nm is the stiffness torque, due to the shaft angular displacement 0 rad. Fig. 
3.17 shows an experimental curve, together with the relationship defined by Eqn. 
(3.23). 
3.5 NONLINEAR MODEL 
Based on the nonlinear static characteristics of the motor, which were experimentally 
measured and mathematically analyzed in the last section, further investigations were 
conducted to establish a nonlinear model capable of describing and predicting the 
dynamic behaviour of the motor. 
3.5.1 Frequency Response Measurement 
The nonlinear static characteristics discussed previously suggest that the dynamic 
characteristics of the motor model will also exhibit a nonlinear behaviour when 
subjected to a time-varying input signal. This is confirmed by a frequency response 
test, with a band of frequencies between 0 to 1000 Hz supplied to the motor, and the 
gain and phase difference between the input and the transducer output measured using 
a Frequency Spectrum Analyzer. Fig. 3.18(a) shows three such magnitude-frequency 
characteristics, and in Fig. 3.18(b) these are re-scaled to illustrate the noticeable 
differences in the low frequency range. The fact that the magnitude response curve 
drops with an increase in the amplitude of the input is typical nonlinear saturation 
behaviour, the response of a linear system will remain the same despite changes in 
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the input amplitude. 
3.5.2 Nonlinear Dynamic Modelling [35,36] 
The measured nonlinear static characteristics must be included in a nonlinear system 
model. An immediate difficulty that arises is how to deal with the linear dynamics 
of the remaining system, since, strictly speaking, the transfer function approach only 
applies to linear systems. If even one element in the system is nonlinear, the system 
may not be expressed by a transfer function. This difficulty is overcome by the use 
of the block diagram technique, which explicitly expresses various static and dynamic 
relationships in the form of individual blocks, connected through the system variables 
by the transfer functions, differential or state equations or mathematical functions. 
It may be derived directly from either the state diagram or signal flow graphs [8]. 
With the nonlinearities and dynamic effects separated, the nonlinear effects are 
lumped into one nonlinear block with no dynamics, i. e. the input to output 
relationship is the static characteristic of the nonlinearity. Equally, the dynamics of 
the system may be lumped into another block, which represents the linear differential 
or difference equations governing the dynamic behaviour. 
The above idea was used to model the nonlinear motor. The constant stiffness KS was 
replaced by the nonlinear static function of Eqn. (3.23), and the experimentally 
obtained value was used for the torque constant, while the other dynamic blocks 
remain unchanged. This results in the block diagram model of Fig. 3.19, which is 
diagrammatically similar to, but conceptually different from, the linear block diagram 
model of Fig. 3.7. Retaining the form of the block diagram modelling the nonlinear 
dynamics makes it possible to design and simulate a multi-loop control system for the 
nonlinear motor, in the same manner as with a linear system, as described in the next 
chapter. 
3.5.3 Verification of Nonlinear Dynamic Model 
The nonlinear dynamic model was validated by comparing the experimental shaft 
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position response with that obtained from the dynamic model. The most important 
finding was that the static relation between the stiffness torque and shaft position is 
the major cause of the nonlinear dynamic behaviour. Fig. 3.20 shows the time 
response of the shaft position for both the simulated and experimental motor, which 
becomes increasingly distorted as the amplitude of the sinusoidal input increases. It 
is evident that the nonlinear model can describe the actual motor nonlinear behaviour 
with good accuracy. 
It was found necessary to modify some of the motor parameters provided by the 
manufacturer (see Appendix A) to ensure that the results obtained were of acceptable 
accuracy. In particular, the estimated motor damping constant provided by the 
manufacturer was increased from 1x104 Nm/rad/s to 2.5x10-4 Nm/rad/s. In addition, 
the measured value of 0.1125 was used rather than the design value of 0.125 for both 
the torque and back emf constants Kt and Kb. The close agreement between the static 
and predicted characteristics seen in Fig. 3.21 confirms the accuracy of the 
modelling. 
3.6 PIECE-WISE LINEAR MODEL 
The nonlinear model containing a single nonlinear element gave good agreement with 
the experimental results. For this type of nonlinearity, with a precisely defined 
mathematical description, it is possible to develop a set of piece-wise linear models 
in which the coefficients are determined by the various slopes at discrete points along 
the nonlinear curve. The full scale of the dynamic characteristics can then be 
described by different differential equations or transfer functions, according to the 
different operating conditions, for example in terms of the shaft displacement. The 
great advantage of this approach is that it enables the use of standard linear control 
methods, thus significantly simplifying the design process. 
Fig. 3.22 gives a family of frequency response characteristics for the piece-wise 
linear models, obtained by approximating the continuous nonlinear function of Eqn. 
(3.23) by a sequence of piece-wise segments, with each slope representing the 
ýý ý 
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estimated stiffness constant at the different shaft position. It shows clearly that the 
motor DC and low-frequency characteristics change considerably compared to the 
nominal model, due to the variations of the stiffness coefficients that are dependent 
on the shaft position. Therefore both the complex linear and nonlinear characteristics 
must be effectively compensated for and well controlled, in order to accurately track 
the 50 Hz sawtooth reference input, as described throughout the following chapters 
of this thesis. 
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Control Analysis, Design and Simulation 
This chapter presents a detailed description of the drive control analysis and design. 
The proposed control scheme uses a multi-compensator, multi-loop linear controller 
to reshape substantially the motor response characteristics, which have both an 
inherent time-lag and oscillatory dynamics. An additional nonlinear gain-scheduled 
controller effectively compensates for the nonlinear variations of the motor 
parameters, and stability is ensured by the linear controller. The control system is 
designed using the frequency-domain method, and the effectiveness of the design is 
verified by extensive time-domain simulations using the control software 
Matlab/Simulink. 
4.1 ANALYSIS OF THE CONTROL SPECIFICATIONS 
The specification given in Chapter 2 requires the control system to be designed with 
an exceptionally high tracking capability. In each sweep cycle, the torque motor 
should follow the linear input reference from -10° to + 10° for 16 ms, and then fly 
back from +10' to -10', with the time allowed for the flyback being 4 ms, as 
shown in Fig. 2.1. In the control system design, accurate tracking will inevitably 
require a high loop gain, and the fast flyback is achieved only with a satisfactory 
transient dynamic response. The flyback is the most critical part of the control, since 
not only must the motor shaft be driven from + 10 ° to -10', but the other internal 
state variables, such as current and speed, must be controlled in an appropriate way. 
The current has to reverse sufficiently quickly to produce the electro-magnetic torque 
required for the reverse acceleration. Meanwhile, the speed has to reverse in 
direction and increase to a maximum, to ensure a fast flyback, and then reverse in 
direction again and reach a steady-state value before the shaft starts the linear sweep 
of the following cycle. As the control accuracy during the flyback is not required to 
be as high as that during the linear portion, the transient response may be such that, 
within the flyback interval of 4 ms, a position overshoot may be allowed, but the 
current and speed must fully recover to the states that ensure a linear sweep with the 
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defined accuracy for the following forward motion. Both the steady-state and the 
transient response, which usually conflict in the design problem [37], must be met at 
the same time and with little compromise. Furthermore, the control system should 
be sufficiently 'robust' to overcome the nonlinear motor parameter variations, and to 
withstand other possible un-modelled motor dynamics. 
In the motor system modelling study of Chapter 3, it was shown that the open-loop 
motor is slow and sluggish in response to a basic 50 Hz sinusoidal input, and that the 
time response waveform is far from ideal. It was realized therefore that heavy 
dynamic compensation will be necessary to 'reshape' the motor characteristics, so that 
tight control is implemented throughout both forward and flyback motions and the 
specified waveform is obtained. There are three control requirements that should be 
emphasized at the design stage: (1) the linearity over the linear sweep between ± 10° 
must be within the required accuracy of 0.02'; (2) the linear sweep must occupy 80% 
of the 20 ms cycle time, ie 16 ms; (3) the drive voltage should not exceed ±35 V. 
Another important issue that needs to be understood is the system stability. The 
nature of the control requires the system to have a very large loop gain over a wide 
frequency range and, since this usually has a de-stabilizing effect, stability should be 
examined throughout the design process to ensure sufficient margin. Satisfactory 
relative stability also indicates the robustness of the control system. 
In summary, the control specification imposes very demanding requirements on the 
control system in terms of high performance with respect to multi-constraints. The 
extensive design and simulation described below was therefore undertaken. 
4.2 DESIGN METHODOLOGY 
The experimental study of Chapter 3 established that the torque motor is a high-order 
dynamic nonlinear system, and the design in such cases largely depends on an 
understanding of the dynamics of the controlled process [35,36]. Initial experience 
had shown that it was even difficult to design a controller to achieve the required 
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tracking performance for the linear model, due to the nature of the motor dynamics 
and the demanding specification. It would therefore be very difficult to design a 
controller to cope with this highly nonlinear system, without appropriate dynamic 
compensation. However, the nonlinearity existing in the motor is mainly related to 
the varying stiffness with the position of the motor shaft, and a family of piecewise 
linear models was derived on an experimentally obtained nonlinear stiffness-position 
curve (see Chapter 3). By this means, the nonlinear system control may be converted 
into a linear system control, for which there are many well developed methods and 
techniques available for both analysis and synthesis [30,37,38]. 
The design problem was considered in two steps: (1) design a linear controller based 
on the nominal linear model and (2) introduce nonlinear control to improve and 
enhance the performance of the linear controller. In step (1) the linear controller 
compensates for the motor high-order dynamics, while in step (2) the required 
tracking performance is achieved with the added nonlinear controller. The main 
advantage of this two-step approach is that the stability of the overall system may 
conveniently be examined by using the piecewise linear model, and thus guaranteed 
when the nonlinear model is used in the time-domain analysis and simulation. 
The frequency response method [30,38] was used for the linear controller design, 
since full information on the system stability, transient and steady-state response was 
available from the open-loop and closed-loop frequency responses. In particular, by 
manipulating the magnitude and phase response plot with respect to the same 
frequency variable, the Bode plot method provides the most effective and convenient 
way to synthesise a multi-loop, multi-compensator high-order system. Analytical 
relationships in complex cascade and/or feedback compensations effectively become 
simple arithmetic additions and subtractions on the logarithmic graphs [39,40.41]. 
For nonlinear control, a gain-scheduling adaptive control technique [42,43] is most 
suitable, as the quick reaction it provides for known nonlinearities is an important 
practical advantage. Other adaptive approaches, such as reference model adaptive 
control and self-tuning adaptive control [43,44] require on-line estimates of the motor 
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parameters, which unnecessarily complicate the control. Furthermore, based on a 
family of piece-wise linear motor models, the frequency response approach is equally 
applicable to the design of the nonlinear gain-scheduled controller. 
The control system was analyzed, designed and simulated using the Matlab/Simulink 
software [45,46], which supports linear and nonlinear systems and models in 
continuous time, sampled time, or a hybrid of the two. It provides a graphical user 
interface for building models as block diagrams, and avoids the laborious work 
previously required to formulate both differential and difference equations in a 
programming language. The package includes a comprehensive block library of 
sinks, sources, linear and nonlinear components, and connectors, and it is also 
possible to create customized blocks for the user's special requirements. Time 
simulation is performed either from the Simulink menus or by entering commands in 
the command window of Matlab. The powerful model analysis tool enables design 
and simulation to be carried out simultaneously. The use of the linmod functions 
extracts the linearized model from the modelled system, which may then be analyzed 
and evaluated in either the time or the frequency-domain, resulting in an efficient 
design and simulation process. 
4.3 PERFORMANCE SPECIFICATION 
When designed in the frequency domain, the general performance specifications for 
a motor servo drive control systems, such as satisfactory transient and steady-state 
time responses, require the linear model described in Chapter 3 to be compensated 
to have the desirable frequency response discussed below. 
4.3.1 Open-loop Frequency Response 
The open-loop frequency response of the drive control system shown in Fig. 4.1 
should satisfy the following requirements [32,47]: 
(1) The magnitude response should cross the 0 dB axis with a slope of - 20dB/ 
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dec.. The frequency band near the gain cross-over point, (ew=w, - w1) 
should be sufficiently large to maintain system stability. 
(2) The gain-crossover frequency cogs, at which the magnitude is equal to 0 dB, 
should be sufficiently high to ensure a fast response speed. 
(3) The magnitude response in the DC and low frequency range should be 
sufficiently high to ensure a steady-state accuracy. 
(4) The slope of the magnitude response in the high frequency range should 
ideally be at least -60 dB/dec., to provide adequate attenuation of high 
frequency noise or disturbances 
(5) The phase margin PM (the phase corresponding to the gain-crossover point), 
and gain margin GM (the gain corresponding to the phase-crossover point, 
where the phase shift is -180°), are generally independent, and should be 
adequately large(PM >- 45°, and GM ? 10dB) to guarantee the relative 
stability of the system. 
4.3.2 Closed-loop Frequency Response 
When the open-loop frequency response meets the required specification, the closed- 
loop frequency response shown in Fig. 4.2 should also satisfy the corresponding 
specification as follows: 
(1) The closed-loop bandwidth WBw (the frequency at which the frequency 
response has declined 3 dB from its DC or low frequency value), and the 
resonant frequency co,, (the frequency at which the maximum magnitude of the 
frequency response is attained), are sufficiently large to ensure a fast time 
response. 
(2) The resonant peak value is within the value specified to ensure the relative 
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(3) A fast cut-off rate (> -60 dB) provides good noises-filtering capability. 
However, from the high-frequency noise considerations, the closed-loop bandwidth 
should not be excessively large, and the fast cut-off rate must be guaranteed for 
practical implementation. 
4.3.4 Time Response 
The control system is finally evaluated by the time-domain simulation against the 
control specification given in Section 4.1. The key time-domain variables, which are 
monitored in the simulation are position, current, drive voltage and position error, 
with position and current being the system feedback variables introduced to 
compensate for the motor dynamic characteristics. The drive voltage waveform 
indicates not only the effectiveness of the control efforts resulted from the 
compensation, but also the relative stability, with its magnitude in the critical flyback 
period limited to a maximum value of ±35 V. The position error, which is the 
difference between the reference position input and the actual position output, 
measures the closeness of the actual position tracking the reference input. If it is 
assumed that the reference position is an ideal linear ramp in the active scanning 
period (ie: a span of ± 10° over 16 ms), the linearity of the actual position output 
may be conveniently measured by the position error, or alternatively the degree of the 
parallel of the actual position to the reference. In the following sections, the time- 
domain response waveforms of the above variables are simulated to evaluate the 
design performance. 
4.3.5 Relationships Between the Frequency and Time Response 
It is difficult to establish analytical relationships between the frequency-domain 
specification and the time specification for high-order systems, and the design is not 
straightforward as with low-order systems [30,37]. An iterative step-by-step approach 
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was therefore used, with the design carried out in the frequency-domain, then 
examined with respect to various frequency specifications, and finally tested and 
verified in the time-domain. The time-domain response performance is directly 
related to, though being analytically implicitly determined by, the frequency-domain 
response performance needed for control design. 
The steady-state response of a DC servo drive is largely determined by the DC and 
low-frequency gains, whereas the control accuracy for the limited angle torque motor 
depends to a great degree on the gains of the open-loop frequency response over a 
wide frequency range. The requirements on the loop gains responsible for the steady- 
state accuracy should therefore be extended to medium range frequencies, for which 
a technical term 'low-medium frequency range' has been used when defining the 
frequency-domain performance. In order to follow an input reference signal 
effectively composed of many high-order harmonic components, the gain-crossover 
frequency will inevitably be high, to ensure both the response speed and stability of 
the system. 
4.4 SYSTEM COMPENSATION 
Compensation for the motor dynamics aims to achieve a satisfactory steady-state and 
transient response, and a satisfactory relative (or robust) stability for the nominal 
linear motor model, based on which adaptive nonlinear controllers may be 'safely' 
added to improve the system performance. 
4.4.1 General Considerations 
System compensation involves establishing a suitable feedback system configuration 
and using a number of compensators to reshape the motor dynamics to have a 
specified frequency response. When using the frequency-domain method, design 
considerations are given to [30,38,47]: 
(1) The use of a cascaded multi-loop structure. This is often used in high 
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performance servo drive systems, since it improves the system stability and 
overall response performance by introducing linear gain state feedback, and/or 
dynamic state feedback. 
(2) The use of feedback compensation. This is more effective than forward 
compensation for systems where the tracking performance is critical, and/or 
stability problems would arise from the use of the high gain usually associated 
with multi-compensators and required for high-accuracy servo control. 
(3) A combination of forward and feedback compensation based on a cascaded 
multi-loop structure. This is capable of simultaneously improving both the 
steady-state accuracy and transient response, while retaining the overall system 
relative stability, and it is thus particularly suitable for systems that are subject 
to multi-restraints. 
(4) A maximum robustness, which is very desirable because of the presence of the 
nonlinear stiffness. Robustness is measured by either the phase margin and 
gain margin, or the system sensitivity, to which particular attention should be 
paid. 
4.4.2 Multi-loop Structures 
Fig 4.3 shows a typical cascaded three-loop structure for the servo position drive 
control, which incorporates position, speed and current feedback. It is obviously 
advantageous that all the system variables are controlled through feedback, and 
therefore that a satisfactory performance may be achieved. On the other hand, the 
system cost increases as extra hardware and software are required for implementation. 
This problem may be overcome by using the alternative two-loop system shown in 
Fig. 4.4, which is simpler since only position and current are used as feedback 
variables. If both systems are able to meet the specification, the two-loop system will 
be preferable, as it requires less time for the control algorithm computation, and 
therefore the shorter sample period vital for digital control. 
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Table 4.1 summarises the transfer functions of the first- and second-order 
compensators that are commonly used in control systems. 
4.5 LINEAR CONTROLLER DESIGN 
The linear controller consists of a cascaded two-loop feedback system, a current loop 
and a position loop, with a number of compensators employed in the different loops. 
4.5.1 Current Loop Design 
The current loop is introduced to compensate for the motor characteristics, such that, 
in its open-loop frequency response, the gain crossover frequency is significantly 
raised, the gain and phase margins are sufficiently large, and the steady-state DC and 
low-medium frequency gains are adequately high. Ideally, the overall current loop 
should be compensated for effectively as a unity- or constant-gain device from the 
viewpoint of its equivalent closed-loop transfer function. Any simple gain adjustment 
will cause a decrease in the phase margin, and lead to a reduction in the stability, or 
even to instability. 
To provide effective compensation, a lead compensator is placed in cascade with the 
motor, with the motor current used as the feedback to implement the internal current 
loop control, as shown in Fig. 4.5. The zero of the compensator is used to cancel 
the pole of the motor R-L circuit, and the pole and gain of the compensator are set 
to achieve the required stead-state and transient response. The transfer function of 
the lead compensator is 
G; 
c(s) = 
KI 
S+W il 
S+ Wi2 
(4.1) 
s+wi2 
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and when cell is chosen to equal R/L, KI is set as 6000, and 0i2 as 10cß,, the open-loop 
and closed-loop frequency response characteristics are as in Figs. 4.6 and 4.7, for the 
compensated and uncompensated current loops. The gain-crossover frequency is 
increased by compensation from 186 rad/s to 125000 rad/s, and the new phase 
margin, although reduced to 94° from the previous 129°, is still sufficient to retain 
the required relative stability. The closed-loop bandwidth is increased from 165 rad/s 
to 75000 rad/s, indicating that the inner loop has been compensated as a constant 
system element. It is seen, however, that both the open-loop magnitude and phase 
response characteristics are considerably affected in the frequency range where an 
inherent electro-mechanical resonance exists in the motor. The resonant property of 
the motor is confirmed in the current loop time simulation, as shown in Fig. 4.8. 
This implies that, in order to control accurately the torque motor, further 
compensation is needed for the position loop system. 
4.5.2 Position Loop Design 
The position loop design involves using a number of different compensators, with the 
aim of simultaneously achieving satisfactory steady-state and transient performance. 
Fig. 4.9 shows the frequency response characteristics for the open-loop position 
system, when only the inner current loop, together with a simple position loop gain, 
are incorporated. The gain-crossover frequency of 1541 rad/s is insufficient to ensure 
a fast transient response, the slope at the crossover point is -40 dB, and the phase 
margin is only 9'. An excessively large resonant peak exists in the closed-loop 
frequency response of Fig. 4.10, showing instability of the system. 
4.5.2.1 Forward compensation 
Fig. 4.11 shows the block diagram of the motor control system, which consists of an 
inner current loop and a position loop with a notch compensator, a first-stage lead 
compensator, a second-stage lead compensator and a lag compensator employed the 
forward path. 
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Notch and the first-stage lead compensator 
A notch compensator is used in cascade with the first-stage lead compensator to 
compensate for the electro-mechanical resonance of the motor, and to increase the 
gain-crossover frequency and the phase margin. The zeros of the notch compensator, 
which are usually used to cancel the resonant poles of the plant, are designed here to 
provide an appropriate level of attenuation in the resonant frequency range (see Fig. 
4.10) . The poles are chosen to improve the phase margin at the gain-crossover 
frequency. Based on the notch compensation, the lead compensator is determined by 
realizing the maximum lead phase at the gain-crossover point, and achieving the 
specified DC and low-medium frequency response [30,45]. 
Second-stage lead compensator 
A second-stage lead compensator is necessary to increase further the gain crossover 
frequency and the DC and low-medium frequency gains, and to improve the phase 
margin. It was achieved in a similar fashion to the first-stage lead compensator. 
Lag compensation 
One problem that arises from multi-stage lead compensation is that the increase in the 
loop gain is limited, due to the nature of the lead compensation [32]. A lag 
compensator is therefore used in cascade with the above compensators. to further 
raise the loop gain to achieve the high steady-state accuracy. 
Fig. 4.12 gives a family of open-loop frequency response characteristics 
corresponding to the various different stages of the linear compensation as described 
above. These demonstrate clearly that the motor dynamic characteristics has been 
substantially reshaped in order to meet the demanding required frequency response 
requirements. 
Figs. 4.13 to 4.15 show the time-domain simulations for the various linear 
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compensation schemes when the linear motor model is used. It is seen that the 
control performance in terms of the tracking error has been improved by adding more 
compensators to the position loop, and that the control system, employing a notch, 
two lead and one lag compensators, and characterized by Fig. 4.12 (curve v) gives 
a low position tracking error of 0.05 °. 
4.5.2.2 Feedback lead compensation 
The frequency response characteristics of Fig. 4.12 indicates clearly that to control 
accurately the torque motor inevitably requires both a high gain-crossover frequency 
and a DC low-medium frequency loop gain in the open-loop magnitude response, and 
this normally results in a correspondingly high closed-loop bandwidth when only 
forward compensation is used. However, this closed-loop bandwidth cannot be too 
high, or any undesirable high-frequency noise will considerably affect the control 
performance when digital implementation is subject to a practically limited sample 
frequency. To overcome this, the second lead compensator is moved from the 
forward path to the feedback path, as shown in Fig. 4.16. The closed-loop magnitude 
response characteristics for the control systems of Figs. 4.11 and 4.16 are given in 
Fig. 4.17. Notably, while maintaining the open-loop frequency response shown in 
Fig. 4.12 (curve v), the closed-loop system bandwidth has been considerably reduced. 
It is also observed, from the time simulation of Fig. 4.18, that the drive voltage in 
the flyback is reduced, but that the position tracking error remains essentially 
unchanged. 
4.5.3 Evaluation of Two-loop Control System Performance 
To assist in evaluating the performance of the two-loop system using linear dynamic 
compensators, Table 4.2 summarizes the design procedure, with the constituents of 
the main performance specification achieved at the various stages. 
Careful examination of the open-loop and closed-loop frequency response 
characteristics of Figs. 4.12 and 4.17 gives the following quantitative measures of the 
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control system. 
In the open-loop frequency response, 
" the open-loop magnitude frequency response intersects the 0 dB axis with a 
slope of - 20 dB/decade; 
" the gain crossover frequency Wgc is 14240 rad/s; 
" the frequency bandwidth about the gain cross-over point from W1 (= 5050 
rad/s) to W2 (= 36060 rad/s) is 31010 rad/s; 
" the DC gain is 95.86 dB, and the gain over the low-medium frequency range 
from 314 rad/s to 3140 rad/s is between 39.4 dB to 16.1 dB; 
" the slope of the magnitude response in the high frequency range is -60 
dB/decade; 
" the phase margin 55 ° and gain margin 15 dB; 
In the closed-loop frequency response 
" the bandwidth BW is 6300 rad/s; 
" the resonance disappears, and the system is well damped; 
" the cut-off rate is -60 dB/dec.. 
4.5.4 System Robustness Analysis Under the Nonlinear Motor Model 
The robustness of the control system may be investigated by taking into account the 
severe case of a nonlinear variation in the motor stiffness coefficient KS, identified in 
the earlier experimental study (see Chapter 3). A family of frequency responses was 
therefore obtained for the control system, with each response corresponding to one 
of the piecewise linear motor models developed in Chapter 3. The analysis tool 
linmod in Matlab/Simulink is capable of extracting a set of multiple linear models, 
and the resulting open-loop and closed-loop Bode plots are given in Fig. 4.19 and 
4.20. The immediate observations are that the open-loop gain-crossover frequency, 
phase margin and gain margin all remain unchanged, despite variations in KS from 
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0.05 Nm/rad to 0.9 Nm/rad (nominal value is 0.25 Nm/rad), and that the closed-loop 
frequency magnitude response also retains almost the same shape and magnitude as 
that of the nominal motor control system. This suggests that the system is insensitive 
to the nonlinear variations of the motor parameter stiffness K, and therefore that the 
response speed and relative stability of the control system are unaffected by the use 
of the nonlinear motor model. However, both the DC and low-medium frequency 
gain drop considerably with an increase in the stiffness, which indicates that the 
position tracking error is affected by the stiffness variations. 
Verification of the above analysis was provided by the time simulations carried out 
with the nonlinear motor model, as shown in Fig. 4.21. It is seen that, in comparison 
with Fig. 4.18, the position error waveform reveals characteristics typical of 
nonlinear stiffness, with the tracking error increasing as the rotor moves towards the 
extreme positions of ±10°, but becoming smaller near the equilibrium position. The 
maximum position error obtained is 0.09', and the maximum drive voltage lies within 
the specified limit of ±35 V. 
4.6 ADAPTIVE CONTROLLER DESIGN 
4.6.1 Limitation of the Linear Controller 
To obtain the required tracking performance, compensation is needed for the decrease 
in the loop gain over the DC and low-medium frequency range due to the increase 
in the stiffness, which is evident in Fig. 4.19. One method is to establish a lower 
bound gain for the control system, by considering the largest possible variation in the 
stiffness. However, when using a fixed controller it is very difficult to ensure 
stability. The system gain, which is set to meet the tracking accuracy for the linear 
model using the largest stiffness constant (of the order of 1 Nm), would become 
excessively large, with the phase margin considerably reduced, when the rotor moves 
near the equilibrium position corresponding to a small stiffness (of the order of 0.05 
Nm). This suggests strongly that the controller should be adaptive. capable of 
changing itself to cope with the nonlinear stiffness variations, and maintaining both 
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high control accuracy and stability. 
6.6.2 Gain-scheduled Control 
An adaptive controller is inherently nonlinear, and an effective control approach is 
through gain-scheduling, which originated in connection with flight control [48,49]. 
Fig. 4.22 illustrates the basic concept of the typical gain-scheduled control system 
involved. The controller parameters are varied to retain the required performance. 
with the change of parameters being related to some specified operating conditions 
or state variables, termed the scheduling variables. The design process is to find 
suitable scheduling variables and schemes, and these are normally based on an 
understanding of the controlled process. The scheme may be either pre-programmed 
into the software, as a look-up table, or implemented on-line as an additional closed- 
loop if the scheduling variables are chosen as state variables, or output variables, as 
shown in Fig. 4.23. Gain-scheduled controllers provide a quick response of the 
controller parameters to changes in the controlled systems, compared with other 
adaptive controllers, such as self-tuning and reference-model controllers, which 
require both on-line process parameter estimation and control design [43,44]. 
Furthermore, the adaptation mechanism of scheduling control does not cause 
instability problem as a result of off-line design. A gain-scheduled controller is 
particularly suitable for a controlled process subject to large-scale nonlinear variations 
which may be identified in advance [42,50,51]. 
The gain-scheduled control approach involves designing a non-linear controller, 
comprising a family of linear controllers, each of which is designed on the basis of 
a specified linear operating point of the non-linear plant. When applied to the torque 
motor, the controller will compensate for the nonlinearly varying motor stiffness, 
such that the controller gain is constantly changing according to the rotor position. 
This establishes a lower band of loop gain that maintains the tracking error within the 
error band, despite the motor nonlinearity. At the same time. the system stability 
indicated by the phase and gain margins, and obtained from the linear compensation, 
is unaffected by the fast and continuous changes to the system gain. This 
implies that 
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the gain scheduled controller should be a dynamic compensator, and not merely a 
variable gain compensator. A first-order gain-scheduled controller was therefore used 
as discussed below. 
4.6.3 Gain-scheduled Controller Design 
Consideration was given to three possible locations for the gain scheduled controller, 
in the current loop, in series with the position loop compensators and in parallel with 
the position loop compensators In all cases the scheduled variable used was the 
position output, and the controller has the first-order transfer function 
s+ k(8)cilo G, (s) = 
S+ GJ 
0 
(4.2) 
where k(O) is the gain parameter varying with the rotor position 0 and Wo is the corner 
frequency. 
It is recognized that locating any controller in the current loop will normally only 
improve the current response, or any controlled dynamics included inside this 
feedback loop. Further, the inclusion of an adaptive controller may have a 
detrimental effect on the overall system stability, due to the large and rapid nonlinear 
dynamic changes that occur in the inner loop. Therefore, the investigation has been 
focused on schemes which locate the controller in the position loop, with the aim of 
achieving the required position tracking performance. 
4.6.3.1 Gain-scheduled control in series with forward position compensators 
Fig. 4.24 shows the block diagram of the control scheme, with the additional 
controller in series with the forward position compensation and adding a third 
feedback loop to the previous two-loop system. The position output is chosen as the 
scheduling variable. 
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Fig. 4.25 shows a family of frequency response characteristics of the gain-scheduled 
controller in terms of the parameters k(9), with wo set to 426 rad/s. The design 
principle is as follows. When k(O) > 1, the controller acts as a lag compensator, 
whose gain rises with any increase in k(O) and is greater than 0 dB for W> Wo. It 
is used to compensate for the decrease in the system gain due to any increase in the 
stiffness. When k(O) < 1, the controller acts a lead compensator, whose gain reduces 
with any decrease in k(O) and is less than 0 dB for w< Wo. It is used to compensate 
for the increase in the system gain due to any reduction in the stiffness. The positive 
/negative phase shift provided by the lead/lag compensator depends on the value of 
k(O), but the total contribution to the overall phase margin at the gain cross-over point 
is additionally determined by the corner frequency wo. If wo is far from the gain- 
crossover frequency, the negative phase shift may be made a minimum, ensuring 
satisfactory transient and steady-state response and overall stability. Once wo has 
been chosen, k(O) is the only parameter in the controller that needs to be changed. 
The parameter k(O) is made to vary in synchronism with the motor position, in such 
a way that it has its smallest value when the motor at the equilibrium position 
corresponding to the smallest stiffness constant. It increases to a larger value with 
an increase of the stiffness constant, and finally reaches a maximum when the rotor 
moves to the extreme position of ± 10'. This can be expressed mathematically as 
k(O) =Kd (T de S(6)) 
and 
T (6) = a+b82 8 1 +ce2 
(4.3) 
(4.4) 
where Kc is a constant determined by the system performance, and a, b and c are 
constant coefficients determined by the nonlinear stiffness characteristics. The 
nonlinear function TS(O) was found as the best fit to the experimental curve described 
in Chapter 3. 
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Fig 4.26 shows the frequency response characteristics of the overall open-loop control 
system, when the scheduled controller is incorporated into the previous two-loop 
system. It is in contrast to the frequency response of the linear two-loop system (see 
Fig. 4.19), in that the DC and low-medium frequency loop gains now remain 
essentially at a constant level that will ensure the position error is within the error 
band, despite significant, nonlinear variations in the stiffness. The reduction in 
relative stability is insignificant, and a phase margin exceeding 45 ° is achieved at all 
the operating points. The noise filtering ability is retained as -60 dB/dec., the same 
as that of the linear two-loop system (see curve v of Fig. 4.12). 
Fig. 4.27 presents the time simulation results. The position tracking error (linearity) 
of ±0.02° clearly exists throughout the full 20° forward sweep of the motor, and 
only when the direction is reversed for the flyback does the drive voltage approach 
-35 V. 
4.6.3.2 Gain-scheduled controller in parallel with forward position compensators. 
Fig. 4.28 shows the diagram of another scheme, which places the gain-scheduled 
controller in parallel with the position compensators in the forward path. The 
compensation principle is such that when the stiffness increases as the rotor moves 
towards its extreme positions of ± 10', the gain-scheduled controller, functioning as 
a lag compensator with k(O) > 1, compensates for any decrease in the loop gain via 
the parallel path. It can be seen however that, when the rotor moves towards the 
equilibrium position, the correspondingly excessively large loop gain cannot be 
effectively compensated for by the controller, due to its parallel connection with the 
linear position compensators. With the first-order controller characterised in Eqn. 4.2 
and Fig. 4.25, the family of frequency response characteristics for the overall control 
system shown in Fig. 4.29 are very similar to Fig. 4.19, indicating that incomplete 
compensation will affect the improvement in the tracking performance. The time 
simulation given in Fig. 4.30 proves again that the system performance can be 
predicted by the frequency-domain design, with the position tracking error achieved 
being 0.07'. 
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4.6.4 Evaluation of the Final Control Design 
Careful examination of both the frequency response and time response characteristics 
for the above two schemes, leads to the following comments with regard to the 
addition of the gain-scheduled controller. 
(1) The use of the gain-scheduled controller in the position loop considerably 
improves the tracking performance, without affecting the overall system 
stability achieved by the linear compensation schemes. 
(2) Locating the gain-scheduled controller in series with the forward position 
compensators gives a satisfactory control performance. The required position 
tracking error of ±0.02° has been achieved, with the drive voltage limited to 
+35 V. A phase margin exceeding 45 ° at all the operating points is 
achieved, and guarantees the system stability. 
(3) Locating the controller in parallel with the position compensator gives a better 
overall stability performance, with the phase margin exceeding 50° for all the 
operating points. However, the maximum position tracking error of 0.07° 
fails to meet the tracking performance requirement. 
Therefore, the control scheme with the gain-scheduled controller located in series 
with the forward position compensation should be used for practical implementation. 
The continuous transfer functions of the various compensators/controllers are given 
in Appendix B. 
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Chapter 5 
Drive Strategy One: Linear Power Amplifier 
The power amplifier converts the normally small control signals to the level of the 
power signals needed to drive the motor. Chapters 5 and 6 analyze and discuss the 
options for the power amplifier, with design considerations given to the experimental 
prototypes developed to drive the motor. 
5.1 INTRODUCTION TO THE POWER AMPLIFIERS 
The power amplifier can be either linear or switched-mode, depending on the drive 
requirements [52] and, ideally, it should have the following capabilities. 
(1) Both the output voltage and current can reverse, in order to provide four- 
quadrant operation. 
(2) Operation in a current-controlled mode should be possible. This is usually 
best implemented by a current feedback loop that introduces both dynamic 
compensation and an inherent current limiting of the converter output. 
(3) The average output voltage should vary linearly with the control input, and 
should be independent of the load on the motor. 
(4) The armature current should produce minimal fluctuations in the torque, speed 
and/or rotor position. 
(5) The converter output should respond as quickly as possible to the control 
input, allowing the converter to be represented by a constant gain without a 
dead time in the overall transfer function model. 
A linear power amplifier can satisfy all these requirements, and is preferred in wide- 
bandwidth low-power systems below several hundred watts. Its advantages include 
the absence of electromagnetic interference (EMI) and the ease of interfacing with the 
microcontroller. Its main shortcomings are a low energy efficiency, due to the 
significant amount of power dissipated in the output transistors, the bulky size of the 
heat sinks for high power drives, and a high component cost. 
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In conventional drive systems, linear amplifiers are normally constructed using a 
linear gain element, such as an operational amplifier, to feed a power stage which in 
turn drives the motor. However, the rapid development of LSI and VLSI technology 
has made it possible to integrate the power stage into the operational amplifier, 
producing the true monolithic linear IC power devices that are now commercially 
available. 
On the other hand, switched-mode amplifiers control the output voltage by variation 
of the duty ratio of the power switches, which operate in either a saturated or an off 
mode, and dissipate little power. Switched-mode amplifiers have found widespread 
use in medium and high power converter systems, where the performance in terms 
of energy efficiency, power rating and physical size is important. There are however 
inherent limitations, due to the reduced system bandwidth, the EMI problems, and the 
complex hardware and software required for the switching operations. 
The following sections examine the drive behaviour of the limited angle torque motor, 
and analyze and compare the two main linear amplifier topologies. A detailed 
description is given of the development of the experimental amplifier, which was 
constructed using two power operational amplifiers L465 operating in complementary 
modes. It is shown that, with a voltage supply of ±20 V, the amplifier was able to 
provide a maximum voltage of ±40 V, with a current output up to ±4 A. 
5.2 DRIVE BEHAVIOUR ANALYSIS 
Fig. 5.1 shows a block diagram for the linear power amplifier supplied from a dc 
source, and used to drive the torque motor modelled as a voltage source connected 
in series with an R-L circuit. The drive requirement for the motor may be examined 
by observing the relationship between the current io and the voltage vo appearing at 
the output terminals of the amplifier. 
When a 50 Hz 24 V(peak to peak) sinusoidal voltage produced by the amplifier was 
applied to the motor, the voltage and current waveforms were as shown 
in Fig. 5.2. 
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During interval t,, the amplifier supplies a positive voltage vo to the motor and the 
current io flows inwards. During t2, the voltage is negative and the current is 
reducing, but still positive. During t3, the current and the voltage are both negative. 
The amplifier has therefore to sink current, and continues to do so during the interval 
t4 when the voltage becomes positive. The process is repeated in subsequent supply 
cycles, and the relation between vo and io may be summarised as: 
Interval t1: 
Interval t2: 
Interval t3: 
Interval t4: 
vo > 0, io >0 
va<0, io>0 
Vo<O, lo<O 
Vo>O, lo<O 
showing that the power amplifier operates in all four-quadrants of the v-i plane during 
each 20 ms cycle of operation. 
The above analysis, and that carried out in Chapter 3, indicates clearly that a power 
amplifier must satisfy the requirements (1) to (5) of Section 5.1, in order to drive the 
torque motor effectively and efficiently. 
5.3 FOUR-QUADRANT LINEAR AMPLIFIERS 
Both linear bipolar and linear bridge four-quadrant amplifiers are commonly used in 
linear servo drive, and they may be characterized by their output stage configurations. 
5.3.1 Linear Bipolar Amplifiers [53] 
The linear bipolar circuit of Fig. 5.3 uses a PNP and an NPN transistor in a 
complementary emitter-follower scheme. If base-emitter forward voltage drops are 
ignored, the emitter voltage of each transistor follows the input voltage and is applied 
to the motor. The current flows through either transistor T1 or transistor T2, and 
these operate in the linear region. For example, when iv, is positive T1 carries a 
motor current provided from the power supply +VS. Since the PN junction in this 
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transistor is forward-biased, a voltage of approximately 0.6 V appears across the 
base-emitter junction. The base-emitter junction of T2 is however reverse-biased and 
the transistor does not conduct. Conversely, when v, is negative T2 conducts and 
carries the motor current, which is supplied by the power supply -VS. 
One problem arises with this circuit when the base-emitter forward voltage drop of 
each transistor is considered. The relationship between v; and vo is then as shown in 
Fig. 5.4(a), with a dead zone of about -0.6 V to +0.6 V existing about the two 
voltage cross-overs. Thus, when v, varies sinusoidally, the output voltage vo is 
distorted, as shown in Fig. 5.4(b). The problem is eliminated by adding two further 
diodes to the circuit, as shown in Fig. 5.5. When the compensation is incomplete, 
due to discrepancies between the characteristics of these diodes and those of the base- 
emitter junctions in the transistors, there is a possibility of simultaneous current flow 
in both transistors. A remedy for this is to insert two small-value resistors between 
the emitters, as shown in Fig. 5.6. 
Fig. 5.7 illustrates four-quadrant operation of the linear bipolar amplifier. Note that, 
when the polarity of the terminal voltage opposes the current flow, either transistor 
T1 or T, will continue to conduct, depending on the direction of current flow. 
5.3.2 Linear Bridge Amplifier [2,53] 
Fig. 5.8 shows the circuit diagram for the linear bridge amplifier. One operating 
mode occurs when the transistor pair T1, T4 conducts, and positive voltage and 
current are applied to the motor, corresponding to first quadrant operation in the v-i 
plane. When the transistor pair T,, T3 conduct, voltage and current of opposite 
polarities are applied to the motor, which corresponds to third-quadrant operation. 
While one transistor pair conducts, the other pair must both be in the cut-off region. 
Both the magnitude and polarity of the output voltage are controlled by the input 
voltage applied to the bases of the operating transistor pair, whereas the magnitude 
and polarity of the current depend on the characteristics of the load. 
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For second- and fourth-quadrant operation, extra control is required to enable the 
current to reverse against the opposite polarity voltage, and the control circuit for the 
bridge amplifier may therefore be more complicated than that for the bipolar 
amplifier. One effective way of overcoming this difficulty is to use two identical 
bipolar amplifiers (see Fig. 5.7) to form the bridge circuit shown in Fig. 5.9. When 
appropriately controlled, the amplifier is capable of the four-quadrant operation 
illustrated by Fig. 5.10. 
5.3.3 Comparison Between the Linear Bipolar and Linear Bridge Amplifiers 
A linear bridge circuit, using two linear bipolar circuits, has certain obvious 
advantages. It requires only one power supply for full four-quadrant operation, 
although a dual power supply works equally well. The transistor VCeo rating (ie the 
maximum collector to emitter voltage) is reduced to the magnitude of the single 
power supply, compared with the single bipolar amplifier requiring the VCeo rating to 
be the sum of the dual power supplies. Furthermore, if the bridge is properly 
designed, the difference between the power supply and the motor voltages is equally 
divided between the two transistors. This greatly increases their output current 
capability before a forward-bias second-breakdown failure is encountered. One 
shortcoming is that more components are needed, and the cost of the system is 
accordingly greater. However, this is usually compensated for by a considerable 
improvement in the drive performance. 
5.3.4 Current-Controlled Linear Servo Amplifier [2,52] 
A current-controlled linear servo amplifier is a linear amplifier incorporating a 
mechanism capable of implementing current control. In the basic scheme illustrated 
in Fig. 5.11, the power transistor is used to control a dc motor, and the emitter 
current 'e is determined directly by v;. By neglecting the base-emitter voltage v,, l,, we 
obtain i0 = ie =V i/Re, showing that the output current 
io is directly controlled by the 
input voltage vv;. 
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The current-control required by high performance servo systems is usually 
implemented using an inner current loop with outer speed and/or position loops. In 
the current-controlled bipolar amplifier of Fig. 5.12(a), a small-value resistor is used 
to sense the current, while an operational amplifier used as an error amplifier controls 
the power stage circuit. Kirchhoff's current law applied to the inverting input 
terminal(the virtual ground) of the amplifier gives 
lief - Zf = lý (5.1) 
where iref, if and i, are the reference, feedback and error current signals, respectively. 
Substituting vi = irejR2, vc = icRf = vo, vs = ifRf = i0RS gives 
RS 
i 
R2 R i 
v ý 
Rf 
(5.2) 
which is shown diagrammatically in Fig. 5.12(b). 
In another common current-control strategy, the current feedback loop operates only 
when the circuit reaches a certain threshold, thereby imposing a maximum current 
limit on the power amplifier. This is usually known as a current interventionist 
system. 
5.4 POWER OPERATIONAL AMPLIFIERS 
A power operational amplifier has the same circuit configuration as a conventional 
operational amplifier, with the output stage being greatly enhanced 
in terms of its 
capability to handle a large drive voltage and current. Such a power amplifier can 
be regarded as a device which combines, on a single chip, 
input, pre-amplifier and 
compensation circuits, with the bipolar power stage output discussed 
in the previous 
section. Therefore, the power operational amplifier can 
be analyzed in the way 
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addressed extensively elsewhere [54,55,56,57]. 
5.4.1 Equivalent Circuit 
The output voltage of the equivalent circuit of Fig. 5.13(a) is 
vo = Aö ia = Ao(vl -v2) (5.3) 
where A. = open-loop voltage gain 
Vid = differential input voltage 
vl = voltage at the nonlinear inverting input terminal with respect to ground 
v2 = voltage at the inverting terminal with respect to ground 
+ Vcc = positive power supply 
- Vcc = negative power supply 
Eqn. (5.3) shows that the output vo is directly proportional to the arithmetic difference 
between the two input voltages (referred to as the differential input), and not to the 
inputs themselves (referred to as common mode input). The polarity of the output 
voltage therefore depends on the polarity of the difference voltage. Fig. 5.13(b) 
shows the ideal voltage transfer curve, which is the graphical representation of Eqn. 
(5.3). 
5.4.2 Closed-loop Configurations 
In practice, power operational amplifiers are seldom used in the open-loop 
configuration, but are configured as either closed-loop inverting or non-inverting 
amplifiers as shown in Fig. 5.14(a) and (b). Like conventional operational 
amplifiers, the overall gain of each circuit is precisely determined by the values of 
external feedback components, almost irrespective of the individual characteristics. 
The amplifier is powered by two voltage supplies ±VS, but could alternatively be 
powered from a single-ended supply. 
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5.4.3 Performance of Power Operational Amplifier 
Ideal power operational amplifiers have infinite values of input impedance. open-loop 
gain and bandwidth, zero output impedance, and give perfect tracking between input 
and output. Since, however, practical amplifiers fall short of these ideals, it is 
important to fully understand the performance as specified in the data sheet and 
discussed below. 
5.4.3.1 DC electrical characteristics 
The DC characteristics are defined by the following quantities: 
Open-loop Voltage Gain (A0) 
This is the dc or low-frequency voltage gain, occurring between the input and output 
terminals of the operational amplifier. It may be expressed in direct terms or in 
terms of dB. Typical figures are within the range of 80 - 100 dB. 
Input Resistance (R) 
This is the resistive part of the impedance looking directly into the input terminals of 
the amplifier when used in an open-loop mode. Typical values are above 1 MO for 
bipolar transistor amplifiers, and 106 MSS for FET-input amplifiers. 
Output Resistor (R0) 
This is the resistive part of the output impedance of the amplifier when used in the 
open-loop mode. Values of a few hundred ohms or less are typical of most 
operational amplifiers. 
Input Bias Current (Ie) 
This is the sink or source current of the input terminals of the operational amplifiers, 
when biased for linear operation. It is typically a fraction of a micro-amp in bipolar 
amplifiers, and a few pico-amps in FET devices. 
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Supply Voltage Range (±V,, ) 
Operational amplifiers are usually operated with split (positive and negative) supply 
rails, which are typically at potentials between +3 V and +15 V. 
Input Voltage Range (V; ) 
Most operational amplifiers only operate correctly if their input terminal voltage is 
less than the supply value. 
Differential Input Offset Voltage (Vd; f) 
This is the output voltage that exists in a practical operational amplifier when both 
input terminals are grounded. Although it is normally only a few millivolts, the 
output voltage of the final stage may depart considerably from the zero value when 
the overall system gain is large. Because of this, most amplifiers have facilities, 
either external or internal, that compensate for the offset voltage. 
Common Mode Rejection Ratio (CMRR) 
An operational amplifier has an output that is proportional to the difference between 
the signal on its two input terminals. Ideally, it should give zero output if identical 
signals are applied simultaneously to both inputs, ie: in common mode. In practice, 
such signals do not entirely cancel within the amplifier, but produce a small net 
output signal. The ability to reject common mode signals is usually expressed in 
terms of the 'common mode rejection ratio' (the ratio of the differential signal gain 
versus the common mode signal gain), and a value of 90 dB is typical of most 
practical amplifiers. 
5.4.3.2 AC electrical characteristics 
The AC characteristics are defined by the following quantities: 
Unity Gain Frequency fBo 
This is the frequency at which the gain of the open-loop gain frequency response falls 
to unity (0 dB). It is also defined as the gain-bandwidth product, since for a given 
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amplifier this is equal to fBo. Fig. 5.15 shows the gain-frequency response of a 
typical power operational amplifier and, for a given open-loop gain, the 
corresponding frequency bandwidth may be determined from 
f= 
or 
fBO =f x Ao(f) 
where A0(f) is the open-loop gain at the frequency f. 
(5.3) 
Closed-loop Gain (A,, ) 
The ideal closed-loop gain of the power operational amplifier depends only on the 
external components which complete the closed-loop. However, the actual closed- 
loop gain is determined by the open-loop gain of the amplifier, which is frequency- 
dependent, as shown by Fig. 5.15 and Eqn 5.4. Consequently, the closed-loop gain 
Ac1 is also determined by the signal frequency applied to the amplifier. The 
relationship between the open-loop gain, and the ideal and actual closed-loop gains 
for the inverting and non-inverting amplifiers shown in Fig. 5.14 may be expressed 
as [4] 
Rf 
actual Act = 
BO 
Aoi f) 
R1 
1+ 1 
If + Ri 
. 
f) Rl 
where -Rf / R, = ideal Ac, for 
inverting amplifiers, and 
Aj f)ý Rl 
(5.4) 
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R. 
actual Ail (5.5) 
1+ 
Rf + R, 
Rl 
1 Kf + K1 
.f) 
Rl Ao( f)ý Rl 
where (Rf+R1)/Rl = ideal A,, for non-inverting amplifiers. 
It is seen from Eqns. (5.4) and (5.5) that, when the open-loop gain is much larger 
than the closed-loop gain, the actual closed-loop gain is close to the corresponding 
ideal closed-loop gain at the given frequency. The closed-loop amplifier bandwidth 
is therefore determined solely by the open-loop gain vs frequency characteristics and 
closed loop gain. 
Slew Rate (SR) 
In addition to the normal closed-loop bandwidth limitations, the amplifiers are also 
subject to a phenomenon termed output slew rate limiting, which is defined as the 
maximum rate of change of output voltage produced in response to a large input step. 
Slew rate usually expressed in volts per microsecond. Fig. 5.16 illustrates the effects 
of slew rate limiting in the output of the operational amplifier fed with a square 
waveform input. 
Power Bandwidth fp 
This is defined as the maximum frequency, measured at either unity or any other 
given closed loop gain, for which full output can be obtained at rated load without 
distortion. The inability of an amplifier output voltage to slew faster than a limiting 
rate can introduce distortion in otherwise sinusoidal output signals. Some amplifier 
data sheets give graphs relating the maximum sinusoidal output voltage obtainable 
without distortion to the corresponding frequency. For this reason, it is also termed 
Full Power Response. 
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5.4.4 AC Performance of Power Operational Amplifier 
To drive the torque motor requires the amplifier to be used as an ac amplifier, with 
its closed-loop bandwidth exceeding the overall control system bandwidth of 1 kHz. 
The key indicators that must be considered in this application are the corresponding 
performance characteristics of the amplifier, in terms of the open-loop gain frequency 
response, slew rate and power bandwidth. 
The open-loop gain frequency response provides an effective way of analyzing the 
amplifier dynamic behaviour when small signals of less than 1V peak are present, 
and it is because of this that the open-loop frequency response is also referred to as 
the small-signal response characteristic. The main frequency response parameters, 
such as the unity gain frequency fBo, open-loop gain and bandwidth fo and AO (f), 
respectively, and the closed-loop gain and bandwidth Ac, (f) and f,,, were discussed in 
the last section. However, when the signals are large, the performance of the 
amplifier is mainly influenced by the slew rate and power bandwidth, which impose 
limitations on both the maximum amplitude and the rate of change of the signals 
applied to the amplifier, to ensure linear signal amplification. These are further 
considered below. 
In the voltage follower of Fig. 5.17(a), v; is the sine wave with a peak amplitude VP 
shown in Fig. 5.17(b). The maximum rate of change of v, depends on both the 
frequency f and the peak amplitude VP, and it must not exceed the slew rate permitted 
by the amplifier, or 
=21rfVPSSR 
(5.6) 
If this figure exceeds the slew rate of the amplifier, the output vo will be 
distorted (ie 
the output V0 cannot follow v;. because of slew rate limiting), as shown 
by the 
triangular shape of vo in Fig. 5.17(c). The maximum frequency 
f,,, 
ar at which an 
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undistorted output voltage with a peak value of VP is obtained, is determined by the 
slew rate, in accordance with 
fn'a" SR 
2n V P 
(5.7) 
which establishes the Power Bandwidth, or Full Power Response (previously defined), 
when the amplifier is used at the rated load. If both fmax and SR are given, the peak 
sinusoidal output VP that can be produced without distortion is 
SR (5.8) 
2 nf. 
For a design problem in which the control specification is given in terms of fa. and 
VP, the lower limit of the slew rate required for the power operational amplifier can 
be calculated using Eqn. 5.7 (or Eqn. 5.8). Therefore, to drive the torque motor, the 
slew rate of the amplifier must be at least 8 V/µs to obtain an undistorted 1 kHz sine 
wave output with peak value of 20 V. It is evident that achieving any increase in fmax 
will correspond to a reduction in the maximum output voltage. 
5.5 DESIGN OF LINEAR POWER AMPLIFIER 
5.5.1 Design Specifications 
The main design specifications for the power amplifier used to drive the torque motor 
are: 
" Output voltage exceeding ±35 V; 
" Output current exceeding 0.5 A; 
" Power bandwidth at least 1 kHz; 
" Slew rate greater than 8 V/µs; 
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5.5.2 Power Operational Amplifier L465 
The power operational amplifier L465 is a monolithic linear device with main features 
being: 
" Output current 4A 
" Supply voltage ±20 V 
" Typical slew rate of 14 Wits 
" Large power bandwidth 
" Low saturation 
" Safe operation area (SOA) protection 
" Short circuit protection 
" Thermal protection 
The data sheet for the L465 is given in Appendix C, and indicates a bandwidth of 100 
kHz when VO =1V and RL =4J. The output voltage swing VPP is 27 V at a 
bandwidth of 10 kHz and an output current of 0.5 A. In addition, the open-loop 
voltage gain is 80 dB at 1 kHz, and from Eqn. 5.3 this gives a unity-gain bandwidth 
of 10 MHz. Various protection facilities available on the chip further enhance the 
safety of operation. The disadvantage of the L465 is that the output voltage is limited 
to the maximum of ±20 V, which does not meet the drive requirement of ±35 V. 
However, this has been effectively overcome by use of the circuit configuration 
described below, which involves the use of the two L465 devices. 
5.5.3 Configuration and Operating Principle 
The circuit configuration of the linear power amplifier is shown in Fig. 5.18(a), with 
a pair of L465s forming the bridge circuit discussed in Section 5.2. A more detailed 
circuit, including the power stages of the L465 is given in Fig. 5.18(b). In addition 
to the capability for four-quadrant operation, the effective voltage across the motor 
is increased by a factor of at least two, due to the complimentary operation of the 
operational amplifiers. Using a split power supply of ±20 V results in a maximum 
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drive voltage of ±40 V. 
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The input is applied to operational amplifier 1, connected as a non-inverting 
amplifier, with the output connected both to one terminal of the motor and to the 
inverting input of operational amplifier 2 connected as an inverting amplifier. When 
the output voltage vA of operational amplifier 1 appears at terminal A of the motor, 
the output voltage vB of operational amplifier 2, which is proportional to -vA, appears 
at terminal B. The drive voltage is 
VAB = VA - VB = VA -K VA = (1 + K) VA 
with vA = v, for the non-inverting amplifier 1 
(5.9) 
(5.10) vAB _(1+K )vi 
where Kv=RbI/RX determines the voltage gain of the amplifier. It is clear that the 
voltage across the motor terminals is directly proportional to the input control voltage, 
and that only one input is required to control the bridge circuit that drives the motor. 
The high input impedance associated with an operational amplifier makes it easy to 
interface with the other operational amplifiers or a digital-to-analogue converter, 
without causing excessive loading. The low output impedance in both the inverting 
and non-inverting amplifiers results in a highly efficient drive. 
The circuit incorporates a small resistor RI used to sense the motor current when 
implementing the current-controlled scheme considered in Section 5.3.4. 
5.5.4 Practical Considerations 
5.5.4.1 Choice of voltage gain K, 
Eqn. 5.10 defines the linear relation between the control input and drive output, and 
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the required voltage is achieved by an appropriate choice of the voltage gain K,.. 
Since the control signal may contain frequencies above 20 times the basic reference 
frequency of 50 Hz, the amplifier gain K, should be chosen such that it remains 
essentially constant over this frequency range, and it is also independent of the output 
current. From previous discussions, it is evident that the lower the closed-loop gain 
the wider is the power bandwidth. On the other hand, the amplifier gain cannot be 
too small or the required output voltage cannot be achieved. Furthermore, since one 
L465 operates as a follower, and the other as a complementary inverter, it is better 
not to make the inverter gain too large and to have an overall balanced gain-frequency 
response determined by that of the individual devices. Kv is therefore set between 2 
and 3, while the maximum input level to the power amplifier is assumed to be ± 10 
V, which is conveniently achieved from any operational amplifiers. Eqn. (5.10) 
shows that this gives a maximum output voltage between ±30 V and ±40 V in the 
power amplifier. 
5.5.3.2 Safe operation and current limiting 
The L465 offers various internal protection features for safe operation, including 
SOA, short circuit and thermal protection. However, to provide extra protection, a 
2A quick-blow fuse was inserted in series with the power supply and a heat-sink with 
a thermal resistance of 4°C/W (L100, W65, H15) was used for each L465, to limit 
the case temperature to around 45 °C during normal operation. 
Four anti-parallel freewheeling diodes (D1 to D4 in Fig. 5.18) were employed to limit 
the reverse voltage across the transistors to the forward diode drop, thus protecting 
them from damage by any excessive voltage induced in the motor winding by sudden 
changes in the current. They also complete a return path for regenerated current 
[53]. 
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torque motor 
Fig. 5.1 Diagram of linear power amplifier 
Sinusoidal input voltage 
vo = 24VP-p 
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Fig. 5.2 Simulated response waveforms showing the 
relation of the drive voltage and current 
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Fig. 5.3 Linear bipolar amplifier: output stage 
Input 
Approx. 0.6V 
-)P- 
v; 
(a) Transfer function showing crossover (b) Output distortion for a sinusoidal 
distortion input 
Fig. 5.4 Characteristics of the linear amplifier of Fig. 5.3 
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Fig. 5.5 Elimination of the dead zone using diodes 
V S 
Fig. 5.6 A circuit using low resistors between both emitters 
117 
Chapter 5 Drive Strategy One: Linear Power Amplifier 
vi 
-vs 
v; 
(a) First-quadrant operation 
v0>0, i0>0 
(c) Third-quadrant operation 
v0<0, io<0 
(b) Second-quadrant operation 
vo<0, i0>0 
(d) Fourth-quadrant operation 
v0>0, i0<0 
Fig. 5.7 Four-quadrant operation of the linear bipolar amplifier 
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Fig. 5.8 Linear bridge amplifier: output stage 
+v s 
Vi3 
Fig. 5.9 Linear bridge amplifier employing two identical 
bipolar amplifiers in the output stage 
S 
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+V S 
(a) First-quadrant operation 
vo>0, lo>O9 ViB -ViA 
+Vs 
(c) Third-quadrant operation 
V0 < Of 
i0 < O! ViB -- ViA 
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+v S 
(b) Second-quadrant operation 
VO "ý 0, lo >05 viB - viA 
+v s 
(d) Fourth-quadrant operation 
vo > 0, io ` 0, V, B =- vb, 
Fig. 5.10 Four-quadrant operation of the linear bridge amplifier 
using the circuit of Fig. 5.9 
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Fig. 5.11 Basic current-controlled linear amplifier 
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(a) Linear bipolar amplifier with current sensor 
and error amplifier 
lref- vi/R2 ýc - Vc/Rf 
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(b) Equivalent relation between reference, 
feedback and error current signals 
Fig. 5.12 A current-controlled bipolar linear amplifier 
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v(-) 
v. (+) 
(a) Equivalent circuit 
n 
Positive saturation 
voltage +Vsat < +V,, 
+vo 
slope = Ao 
+Vid 
Negative saturation 
voltage -V. t < -Vcc 
(b) Ideal voltage transfer curve 
Fig. 5.13 Representation of a power operational amplifier 
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Rf 
R, 
Vi 
_ 
1'. 
I 
(a) Closed-loop inverting amplifier 
Rf 
(b) Closed-loop non-inverting amplifier 
Fig. 5.14 Circuit configurations of power operational Amplifier 
=R, //Rr 
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vi 
(a) Voltage follower circuit 
Vi 
t 
(T= lIfmax 
ý 
(b) Sinusoidal input with the maximum frequency f,,, ar 
vo 
t 
(c) Voltage output showing distortion due to slew rate limiting 
Fig. 5.17 Effect of the slew rate limiting on the output of the voltage 
follower with a sinusoidal input 
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(a) Circuit schematic 
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(b) A close look at the circuit showing the bridge configuration 
at the power stage when using a pair of L465s 
Fig. 5.18 Linear amplifier employing power operational amplifiers 
Amplifier 2 
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Drive Strategy Two: Switch-Mode Power Amplifier 
A PWM switch-mode power amplifier was investigated as an alternative to the linear 
amplifier, with a view to improving the overall performance by increasing the 
bandwidth of the power amplifier. In addition, reducing the component count by 
employing software controlled digital PWM, and eliminating the heat sink required 
by the linear amplifier, would reduce the initial cost. 
The H-bridge switch-mode converter is suitable for driving the motor, since under 
idealized conditions it possesses a performance superior to that of a linear amplifier, 
in terms of a linear voltage gain with theoretically infinite bandwidth, and a smaller 
physical size due to the high switching frequency. Investigations of its suitability for 
the present application are discussed and a comparison is made with corresponding 
results for a linear power amplifier. 
6.1 SYSTEM DESCRIPTION [58,591 
6.1.1 Circuit Topology 
The H-bridge converter shown in Fig. 6.1 consists of two legs, A and B, each of 
which has two switches, SA+ and SA_, and SB+ and SB_. The diode connected in 
anti-parallel with each of the switches provides a path for any reverse current, and 
is essential for four-quadrant operation when the drive load is non-passive. The 
constant voltage source VS has a very large capacitor connected across it, to reduce 
the voltage ripple in the supply to the converter. All the switches and diodes are 
assumed to be ideal devices, which can be turned on or off instantly. The two 
switches in each leg are controlled in such a way that, when one of them is on, the 
other is off, but both of them are never off simultaneously. The converter output 
voltage i'o (= "AN - vBN) therefore depends only on the switch states and 
is independent 
of the direction of io. The above assumptions are used in the following analysis of 
the idealize H-bridge converter, with the load being a dc-motor modelled as a voltage 
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source Ea in series with an R-L circuit. 
6.1.2 PWM Modulation 
To control the converter switches, a symmetrical carrier waveform is compared with 
a control voltage using a comparator and logic circuitry. In the PWM switching 
scheme the carrier frequency, which is also the switching frequency, is fixed, and the 
switch duty ratio (ratio of the on-time to the switching period) is varied. Two 
switching strategies are commonly used; bipolar switching, in which complementary 
switch pairs (SA+, SB) and (SA_, SB+) are alternately switched-on and off, and unipolar 
switching, in which the switches in one leg are controlled independently of those in 
the other leg. 
Fig. 6.2 shows circuit diagrams of the modulators for the two switching strategies. 
It is evident that the two strategies require different modulating circuits, and it is 
impossible for a given analogue modulator to change from one strategy to the other. 
However, with the advent of the microprocessor and VLSI circuitry, the function of 
the modulator hardware may be realized by software programmed into the controller, 
greatly increasing the flexibility for change between the switching strategies and 
reducing the component count required for the implementation of analog PWM. This 
technique is referred to as digital PWM [601. 
6.2 PWM SWITCHING STRATEGIES [52,58] 
The principles of bipolar and unipolar strategies are examined and compared with 
respect to the H-bridge DC-DC converter. 
6.2.1 Bipolar Switching Strategy 
Fig. 6.3 shows various idealized waveforms for the bipolar switching strategy. 
Switching signals generated by comparing a triangular waveform V«; with a 
dc control 
voltage V, are shown in Fig. 6.3(a). When V, > Vtr;, SA+ and 
SB_ are both turned 
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on, otherwise, SB+ and SA_ are turned on. Figs. 6.3(b) to (d) show the output 
voltages VAN, VBN and vo (= VAN - VBN) . It 
is seen that vo jumps between + VS and 
-VS and, for this reason, the switching strategy is referred to as bipolar switching 
PWM. 
By inspecting Fig. 6.3, the duration ton of switch pair A (SA+, SB_) is 
ton = 2t1 + 
71" (6.1) 
2 
and the duty ratio of the switch pair A is then 
D1 = 
ton 
= 
1ý1 
+ 
V` 
T2 ytri 
(6.2) 
where V,, i is the peak amplitude of the triangular carrier wave. 
The duty ratio of the 
switch pair B (SB+, SA_) is 
D2=1-D1 
From Eqns. (6.2) and (6.3), the voltages at the output terminals A and B are 
VAN = D1 VS 
and 
VBN = D2VS 
so that, 
(6.3) 
(6.4) 
(6.5) 
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V(2D (6.6) 
giving 
M= 
VV 
=2D1-1 
s 
(6.7) 
where M is the voltage gain. Substituting for D1 from Eqn. (6.2) into Eqn. (6.6) 
gives 
V =(VS)V =kV 
Vtri 
A 
where k (= VS/ V,, i) is a constant for a given VS and the carrier wave. 
(6.8) 
It is obvious from Eqn. (6.2) that the duty ratio D1 varies between 0 and 1, depending 
on the polarity and magnitude of the control input V, and therefore that the average 
output Vo may be varied continuously from -VS to +VS. The average output current 
10, can be either positive or negative. For a small I0, as shown in Fig. 6.3(e), the 
instantaneous current io varies between positive and negative over a switching cycle, 
regardless of the polarity of the output voltage, and the converter operates in all four 
quadrants in the vo-i0 plane, as shown in Fig. 6.4. 
6.2.2 Unipolar Switching Strategy 
In the unipolar switching strategy shown in Fig. 6.5, a triangular waveform is 
compared with the control voltage + Vc, as well as with - Va, to determine the 
switching signals controlling legs A and B in the following manner: 
SA+ is on, but SA_ is off, if Vc > Vtri 
SA+ is off, but SA_ is on, if Vc < Vtr;, 
and 
SB+ is on, but SB_ is off, if - Vc > V«; 
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SB+ is off, but SB_ is on, if - Vc < Vtri 
Fig. 6.5 shows that the states of the switches in each leg are complementary, i. e., 
when one is on, the other is off. The duty ratio D1 for switch SA+ is the same as that 
in Eqn. (6.2) and can be re-written 
D1 
ton 1 
T2 
sw 
+ý 
V` 
) (6.9) 
Vtri 
and the duty ratio D2 for switch SB+ is 
Eqn. (6.6) gives 
D2=1 -D1 
V= VAN - VBN = DlV + D2V = (2D1 - 1) V 
and substituting Eqn. (6.2) in (6.11) 
V =(VSV, =kV, Vtri 
(6.10) 
(6.11) 
(6.12) 
It is seen from Fig. 6.5(d) that the output voltage vo jumps between VS to 0, and for 
this reason, the switching strategy is called unipolar switching. In a manner similar 
to bipolar switching, when the average current Io is small, the instantaneous current 
i0 during one switching period can be either positive and negative, as shown in Fig. 
6.5(e), and the converter operates in all four quadrants of the plane, as shown 
in Fig. 6.6. 
_(1 
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6.2.3 Comparison of the Two Switching Strategies 
In both switching strategies, the output voltage vo depends on the states of the 
switches or freewheeling diodes, and the average output voltage VO may be varied 
linearly with the input control voltage. With the same switching frequency, unipolar 
switching results in a better output voltage waveform than does bipolar switching, 
since the switching frequency in the output voltage is effectively doubled and any 
ripple is considerably reduced. 
6.3 CONVERTER HARMONICS 
To drive the torque motor requires the converter to be controlled by a 50 Hz non- 
sinusoidal input signal computed from the digital controller, as described in Chapter 
4. Any complex periodic waveform may be expressed mathematically as a dc mean 
value, plus a fundamental frequency sinusoid [61] and its harmonics, and therefore 
the converter harmonics may be analyzed in a same way as that for the converter 
controlled by a sinusoidal waveform. 
Figs. 6.7 and 6.8 show the PWM modulation waveforms, the switching signals and 
the harmonic spectrum of the output voltages, for both bipolar and unipolar switching 
strategies. Detailed investigations elsewhere [52,62] have shown that the harmonic 
distribution in the H-bridge converter has the following important features: 
(1) The peak of the fundamental frequency component is proportional to the input 
voltage, for the given dc supply voltage and carrier triangular waveform. 
(2) In the linear modulation range (where the peak amplitude of the input control 
signal is not larger than that of the carrier signal) harmonics in the output 
voltage exist as sidebands, centred around the switching frequency and its 
multiples. 
(3) When the carrier frequency, which is also the switching frequency, is much 
greater than the fundamental frequency, the harmonics in both synchronous 
and asynchronous PWM become small. 
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(4) In the unipolar switching strategy, the switching frequency is effectively 
doubled, compared with bipolar switching. As a result all the harmonics are 
raised to a higher frequency range, further from the fundamental signal 
frequency. 
The above analysis suggests that the switching frequency has to be much above than 
the maximum frequency of the control signal, and that, under this condition, the 
linear relationship between the converter control and average output voltage may be 
retained. 
6.4 CHOICE OF SWITCHING FREQUENCY 
Harmonic analysis indicates that the switching frequency of the H-bridge converter 
should be as high as possible to give the best drive performance. By taking other 
system considerations into account, the lower limit of the switching frequency can be 
established: 
(1) It should be as high as possible, in order to make use of the inherent low-pass 
filtering characteristics of the torque motor. 
(2) It should be much higher than the maximum frequency of the effective signals 
appearing in the converter or, equivalently, the bandwidth of control system. 
This implies that the switching operation will have little effect on the overall 
closed loop system. From Chapter 4, the bandwidth of the close loop control 
system was seen to be around 1 kHz, and the switching frequency should be 
at least 20 kHz to avoid audible noise. 
(3) It should be much higher than the sample frequency. when digital control is 
employed. Considerations of the system bandwidth indicates a sample 
frequency of about 10 kHz, and the switching frequency should be at least an 
order of magnitude larger, ie: 100 kHz. A switching frequency much higher 
than the sample frequency ensures the control operations are effectively 
carried out after each sampling. 
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However, the converter is subjected to a number of practical limitations, which may 
be used to establish the upper limit to the switching frequency: 
(1) Nonlinear effects on the voltage gain caused by the dead time are proportional 
to the switching frequency [52]. 
(2) Digital PWM schemes impose an inherent limit on the maximum switching 
frequency, due to the limited speed and finite word length of the micro- 
processor [60]. For instance, a switching frequency of 100 kHz would require 
the microprocessor to operate at a clock frequency of 25 MHz (a period of 40 
ns) to achieve a 8-bit resolution. 
(3) The switching loss is proportional to the switching frequency and this will 
result in a reduced converter efficiency at high frequency switching. 
The above considerations indicates that a high switching frequency satisfies some of 
these considerations while contradicting others and, as a compromise choice, a 
switching frequency of 100 kHz was chosen. A frequency significantly higher or 
lower than this, will either affect the converter performance, or have serious practical 
difficulties in implementation, as shown below. 
6.5 THE EXPERIMENTAL H-BRIDGE CONVERTER [63,64,651 
In developing the experimental H-bridge converter, it was necessary to determine the 
switching devices and other components that were to be used, together with the 
converter circuit configuration, gate drive circuits, etc. These all directly determine 
the drive performance of the converter, and are discussed below. 
6.5.1 Switch Devices: Power MOSFETs 
At a switching frequency of 100 kHz, power MOSFETs are the obvious choice for 
the converter switches. A power MOSFET has a very fast switching time (less than 
100 ns). allowing very high switching operation. It is a voltage-controlled device that 
requires a simple gate drive circuit with relatively small current. It has also a wide 
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Safety Operating Area (SOA) and the complete absence of the second breakdown 
suffered by BJTs, thus gaining great ruggedness of operation. Its excellent thermal 
stability, due to a positive resistance temperature coefficient, leads to a switching time 
that does not display any temperature dependency. Fig. 6.9 shows typical current- 
voltage characteristics. 
6.5.2 Power Circuit 
Each leg of the converter shown in Fig. 6.10 is formed by two switches, with a P- 
channel MOSFET in the top limb and an N-channel MOSFET in the bottom limb. 
This arrangement simplifies the gate drive circuit and eliminates the need for isolated 
gate drive circuits, which are necessary if the same bridge converter is formed using 
only N-channel MOSFETs. The input to each drive circuit has a delay circuit, which 
generates a short dead time, to eliminate current shoot-through during normal 
operation. 
A rectifier diode is connected in series with each switching device, and a fast 
recovery diodes is connected in anti-parallel with the combination. The series 
rectifier blocks the flow of current in the body drain diode of the MOSFET, so that 
the freewheeling current is forced to flow through the external fast recovery diode, 
and the reverse recovery characteristics of the MOSFET, which has inherently slow 
dynamics, is therefore that of the fast recovery diode. 
6.5.3 Choice of the Power MOSFETs 
The choice of MOSFETs is primarily concerned with their power rating and 
switching characteristics. The motor drive requires a maximum ±40 V dc voltage 
supply with a maximum ±0.5 A output current, and the power consumption is 
therefore relatively small. The important parameter is the static drain-source on-state 
resistance RDS, with a low value, indicating not only a high current handling 
capability, but also a low voltage drop across the switch. In addition, a small RDS 
results in a low conduction loss and consequently, a heat sink may not be necessary . 
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A more demanding requirement is that the electrical characteristics of the N-channel 
and P-channel MOSFETs must match closely, although a perfect match is practically 
impossible. 
Table 6.1 shows the main electrical characteristics of the N-channel Power MOSFET 
IRF520 and its P-Channel counterparts IRF9520, which were considered for use in 
the motor drive. It is seen that the pair have closely matched switching 
characteristics, e. g., turn-on and turn-off times, and total gate charge, which are of 
considerable importance in high frequency switching circuits. The effects of different 
values of RDS can be ignored due to the small motor drive current. 
6.5.4 External Freewheeling Diodes and Series Rectifiers 
The reverse recovery times of the IRF520 and IRF9520 shown in Table 6.1 are 280 
and 230 ns, which apparently cannot satisfy the present application. The BYW80-150 
fast recovery diodes, with a reverse time of 35 ns, a reverse breakdown of 150 V and 
forward current of 8 A, were therefore used for both the freewheeling diodes and 
series rectifiers. 
6.5.5 Gate Drive Circuits 
Fig. 6.11 shows the gate drive circuits for the MOSFETs in one leg of the inverter. 
For the N-channel MOSFET driver, powered by a 15 V DC supply, two transistors 
form a complementary emitter follower stage (i. e. a totem pole circuit), with the 
output connected through a low value resistor to the gate of the MOSFET. The P- 
channel MOSFET drive includes a level shift to reference the drive signal to the 
positive rail of the main power supply. In order to gain the switching speed, another 
complementary emitter follower stage is arranged to ensure sufficient base current for 
the transistor being used as a level shift. Two potentiometers are included to ensure 
the best switching turn-on and turn-off performance to be achieved. Only a single 
+ 15 V DC supply is needed for the drive circuits, whereas a +5 V DC is normally 
available for the TTL control logic circuits. 
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Table 6.1 Electrical characteristics of a N-channel MOSFET 
matching the P-channel MOSFETs 
N-Channel P-Channel 
Device Type IRF520 IRF9520 
Drain-Source Voltage BVDS 100 V -100 V 
Drain-Source On-Resistance RDS 0.3 0 0.6 0 
On-State Drain Current @ T, =25'C 'D 8A -6 A 
Pulsed Drain Current 'DM 32 A -24 A 
Gate-Source Threshold Voltage Vcs 2-4 V 2-4 V 
Forward Transconductance(Typical) Gf, 2.9 S 2. O S 
Input Capacitance(Typical) C1 450 nF 300 nF 
Output Capacitance(Typical) C°SS 200 nF 200 nF 
Reverse Transfer Capacitance (Typical) Cr5, 50 nF 50 nF 
Turn-on Time ton 55 ns 75 ns 
Turn-off Time toff 85 ns 100 ns 
Total Gate Charge Qg 10 nC 10 nC 
Reverse Recovery Time 280 ns 230 ns 
Maximum Thermal Resistance Rtnjc 3.12 K/W 3.12 K/W 
Package To-220 To-220 
The choice of transistors for the gate drive circuit depends on the total gate charge 
for the IRF520 and IRF9520 devices, and Table 6.1 shows that in both cases Qg = 
10 nF. Assuming the switching time tt = 100 ns, the charging current for the 
devices is then 
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10x10 -9 
= 0,1A 
100x10 -9 
(6.13 ) 
QC 
tc 
and it is clear that it is possible to drive the MOSFET even faster if the drive current 
is increased. 
The npn-transistor ZXT451 and its complementary pnp-ZXT551 specified below were 
chosen for use in the gate drive circuits. 
ZXT45 1: Ic(max) = 1.5 A, Vce(max) = 60 V, f, = 5.5 MHz 
ZXT551: Ic(max) _ -1.5 A, Vcecmax> _ -60 V, fc = 5.5 MHz 
6.5.6 Time Delay Circuits 
Fig. 6.12 presents a diagram of the time delay circuit, together with its operating 
waveforms. The rising edge of the PWM signal input is used to trigger the 
monostable circuit. The negative output of the monostable with a time delay At at 
its rising edge is obtained. The same principle is applied to generate a delay time At' 
for the complementary PWM signal, but using another monostable. In this way, the 
'off' periods of the corresponding two complementary PWM signals are effectively 
extended for an extra interval of time At and At', required for converter operation, 
and At is normally made equal to At'. 
As the converter operates at high frequency, it is vital to make the dead time as short 
as possible to minimize any nonlinear effects, and use of the monostable 74LS123 
chip enables a dead time of a few nanoseconds to be achieved by adjusting the 
external RC network. Polystyrene capacitors and the multi-turn carbon 
potentiometers are used such that the generated time delay At has an excellent thermal 
stability. 
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6.6 PRACTICAL LIMITATIONS ON THE DRIVE PERFORMANCE OF 
THE H-BRIDGE CONVERTER 
Although possessing a superior performance under idealized conditions, the practical 
limitations on the performance of the H-bridge converter may not be trivial, as 
analyzed below. 
6.6.1 Linear Voltage Gain 
The idealized linear voltage gain is significantly affected by the dead time, 
particularly when the switch frequency is high. Detailed investigations [52,66] 
indicate that the nonlinear effects brought about by the dead time are proportional to 
the switching frequency. The higher the switching frequency, the more severe is the 
nonlinearity in the output voltage, as shown in Fig. 6.13 and the following equations 
apply 
OVo = +20tVS ip >0 TSW 
and 
A Vo = 
20tVsw 
io <0 
TS 
(6.13) 
(6.14) 
For the experimental system described in Section 6.5, and assuming VS = 40 V, T, 
= 10 its and At = 100 ns, the change in the average output voltage &V. is therefore 
±0.8 V. 
For a dc-to-ac converter, the instantaneous-average output voltage 1'(t) is shown in 
Fig. 6.14, where i,, is assumed to be sinusoidal and lagging behind vjt). The 
distortion in l'o(t) at the current zero-crossing is caused by the existence of the low- 
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order harmonics of the fundamental frequency signal due to the dead time introduced. 
6.6.2 The Bandwidth 
The bandwidth of the switch-mode H-bridge converter is influenced by several inter- 
related factors. The dependence on the switching frequency may be explained by 
examining the harmonic spectra shown in Figs. 6.7(c) and 6.8(c). The further away 
the harmonics are from the fundamental frequency component, the larger is the 
bandwidth of the converter, and a high switching frequency is generally beneficial to 
the system from the bandwidth point of view, since the harmonics are effectively 
raised to the high frequency range where they may more easily be eliminated by an 
external filter. However, the switching frequency cannot be too high due to the 
existence of a dead time, and the bandwidth is thereby limited. Again, the 
requirement of retaining a linear voltage gain is in conflict with that of achieving a 
large bandwidth. 
Additionally, the bandwidth will be considerably influenced by the limited resolution 
that the micro-controller can provide when a software controlled PWM scheme is 
employed. Even with a high performance DSP (as is shown in Chapter 7), a 
switching frequency of 100 kHz will restrict the resolution to only 8-bits for the H- 
bridge converter. 
6.7 SUMMARY AND COMPARISON OF THE LINEAR AND SWITCH-MODE 
POWER AMPLIFIERS 
In Chapter 5 and 6, the analysis and design details of both a linear and switch-mode 
power amplifiers were presented. The main requirement of the power amplifier, 
from the point of view of the overall performance of the control system, is a linear 
voltage gain over a wide frequency range, whereas the drive current and as well as 
power consumption are insignificant factors. The linear amplifier provides a drive 
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option with the excellent performance. It requires only a simple interface with the 
micro-controller and generally has a wide frequency bandwidth for linear voltage 
amplification. The shortcomings are that a heat sink is required and the cost may be 
high. 
The switch-mode amplifier was investigated as an alternative to the linear amplifier, 
with the aim of improving the overall system performance/cost, e. g., eliminating the 
heat sink, and increasing the bandwidth. The H-bridge converter was suitable for the 
drive because of its inherent linear voltage gain, which may not be available in other 
types of four-quadrant switch-mode converters [67,68]. The critical condition for the 
ideal drive performance is that the switching frequency must be considerably higher 
than the maximum system frequency. In practice however, this is limited by the 
presence of the dead time required for the H-bridge converter. The compromise 
choice of the switch frequency used in the experimental design was 100 kHz, 
although the nonlinear effects on the voltage gain and subsequently bandwidth 
reduction were evident. A further limitation came from the limited resolution in the 
microprocessor when the digital PWM scheme was considered. 
In conclusion, because of its considerable overall advantages the linear amplifier was 
used in the closed-loop experimental study, described in the following chapters. 
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The DSP-Based Drive Control System 
To implement the control scheme proposed in Chapter 4 necessitates a high 
performance drive control system, which will comprise a microprocessor-based 
hardware and optimized software. A complete experimental system centred around 
a Digital Signal Processor (DSP) was developed, with the TMS320E14 chosen as the 
core of the controller hardware, due to its advantageous architecture, excellent 
performance and various on-chip control peripherals. The controller, designed in the 
continuous-time domain, was converted into digital form using the bilinear transform 
with the 6-operator, which is most suitable for a fast sampling system. The discrete 
implementation of gain-scheduled control was achieved by developing a schedule 
table, which is used to update continuously the controller parameters. Control 
software was designed using the structure programming methodology. The program 
code, written in the efficient assembly language, was debugged, tested, and then 
programmed into the DSP on-chip EPROM using the TI TMS3201x Development 
System. A high sample frequency of 10 kHz was used in the analog-to-digital 
conversion, to ensure that the control operations were carried out in an accurate, 
effective and efficient way. 
7.1 THE TMS320C14/E14 DSP 
The TMS320C 14 and TMS320E14 are both members of Texas Instruments (TI) first- 
generation TMS320 DSP family [69]. They are the first devices that combine the 
1, high performance of a DSP with the on-chip peripherals of a microcontroller [70,7 1 
and are therefore particularly suitable for control applications. 
Fig. 7.1 shows the functional block diagram outlining the principle hardware structure 
of the TMS320C14/E14 devices, and the main features are summarized below. 
" 160 ns instruction under the full clock frequency 25.6 MHz; 
" 256 16-bit word on-chip data RAM; 
153 
Chapter 7 The DSP-Based Drive Control S1-stem 
" 4K 16-bit on-chip program ROM (C14), or EPROM (E14); 
" EPROM code protection for copyright security; 
" 4K 16-bit word total external memory at full speed (micro-processor mode) : 
" 16-bit x 16-bit multiplier with a 32-bit product; 
" 32-bit Arithmetic Logic Unit (ALU); 
" 32-bit Accumulator with the overflow mode, to emulate the effect of 
saturation in the analog system; 
"0- 16-bit barrel shifter; 
" 16-bit bi-directional data bus with 50-Mbps transfer function; 
" 16-bit selectable I/O port; 
" Serial port with programmable protocols; 
" Event manager with capture inputs and compare outputs, used for PWM 
outputs; 
" Four independent programmable timers (1 watchdog, 2 general purpose timer 
and 1 serial port timer); 
" 15 external/ internal interrupts. 
It is seen that the TMS320C14/E14 has integrated into a single chip almost all the 
peripherals necessary for digital control, except for the A/D and D/A converters. 
However, this does not impose any difficulties, as they can be added externally to the 
DSP devices, and in the case of the PWM drive output the D/A converter may not 
be required. Furthermore, the TMS320E14 is the EPROM version of the 
TMS320C 14, which has 4K on-chip EPROM, thus eliminating any need 
for external 
memory devices and their associated control circuits. Detailed 
descriptions of the 
TMS320C 14/E14 are given in [72]. 
7.2 HARDWARE DEVELOPMENT 
7.2.1 Hardware Configuration 
Fig. 7.2 presents the hardware configuration of the control system 
based on the 
TMS320E14 DSP. 
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The control system may be configured to drive either a linear or switch-mode power 
amplifier. When the linear amplifier is needed, the digital control signal is output via 
a D/A converter and, when a switch-mode amplifier is used, the PWM signals 
generated by the DSP Compare Subsystem are sent to the drive circuits of the H- 
bridge converter formed by power MOSFETs as described in Chapter 6. 
A 50 Hz sawtooth position reference generated from a programmable signal generator 
is supplied to the system via the Feedback and Signal Conditioning Circuits, which 
also receive and condition both the motor position and current feedback signals. The 
current, position, and position error (which is the difference between the reference 
and position feedback) are then sampled and converted into discrete signals by an 
A/D converter for processing in the DSP. 
The TI TMS3201x Development System [73] was used to write, debug and test the 
control software. The drive control system may operate at full speed under the 
TMS320E14 based 'Emulation' mode, with the object code downloaded to the 
Emulator using the window-driven menu in the PC monitor. Alternatively, the DSP 
system may be linked to the PC through an RS 232 serial interface, which enables 
the PC to be used as a host machine to assist the tuning of the controller. 
7.2.2 System Clock, Reset and Power Supply 
Fig. 7.3 shows the quartz crystal oscillator circuit, which provides an external 25 
MHz clock signal with 50% duty cycle via the CLKIN pin . 
The effective clock 
frequency used by the DSP is one fourth of the CLKIN frequency, and is available 
at the CLKOUT pin for external use. 
As shown in Fig. 7.4, an RS flip-flop, controlled by a miniature toggle switch 
connected to its input, is used to activate the RESET function, The DSP 
is powered 
by an on-board 5V DC supply, derived from an integrated DC supply chip 
LM7805. 
The DIP Array uses a set of switches connected to the I/O port, which were intended 
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to aid the development of the control program using the Capture Subsystem available 
in the DSP. 
7.2.3 Analog-to-Digital Conversion 
Analog-to-digital conversion is of vital importance to the digital signal processing and 
digital control system performance. Two high performance A/D converters AD7870 
are used to convert the analog feedback signals into digital ones. This device 
combines a 12-bit ADC with an internal clock, a built-in sample-and-hold amplifier 
and reference on a single chip, and can operate at a maximum throughput frequency 
of 100 kHz, or 10µs conversion time (2µs for sample-and-hold, and 8µs for 
successive approximation). Its data access time of only 57 ns enables it to interface 
directly with the high speed DSP, minimising the delay time in the A/D circuit path. 
Fig. 7.5 shows a functional diagram of the AD7870 together with the timing diagram 
for one of its interface modes with the 12-bit parallel data output. In this mode, the 
conversion is initiated by a low going pulse on the CONV input, and the rising edge 
of this pulse starts the conversion by driving the track/hold amplifier into its hold 
mode. The 1-NT line can be used to interrupt the DSP. The corresponding read 
operation to the device accesses the data, and the 1NT line is reset to high on the 
falling edge of CS and RD. Additional I/O ports, IOP0 and IOP1 are connected to the 
CS (chip enable) of the A/D converters, to enable the chip when a conversion is 
completed. 
7.2.4 Digital-to-Analog Conversion 
The Digital-to-Analog Converter AD767 is given a complete 12-bit conversion 
function, by including an on-chip output amplifier to provide a maximum voltage of 
± 15 V. The 40 ns write pulse enables the converter to be compatible with the fastest 
microprocessors and DSPs. The AD767 is initiated by a low-going signal on its CS 
pin connected to the WCONV signal of the Address Decode Logic described below. 
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7.2.5 Address Decode Logic 
The DSP-Based Drive Control System 
Conventional address decode devices, such as 74LS138 and 74LS 154, are too slow 
to operate directly within the timing constraints of the DSP address and data bus. 
High speed TTL logic gates are therefore used to combine the RD (read) and Wk 
(write) signals with the two least significant address lines AO and A, , to provide the 
logic signals controlling the operations of the A/D and D/A converters. Fig. 7.6 
shows the circuit diagram of the address decode logic, and Table 7.1 gives the truth 
table for the Address Decode Logic. Advanced Schottky (AS) devices, which have 
a switching time of less than 5 ns, are used for these time critical circuits. 
Table 7.1 Truth table for Address Decode Logic 
Input (from DSP) Output (to A/D Converter) 
A1 A0 WR RD CONVI CONV2 RCONVI RCONV2 WCONV 
0 0 0 x 0 1 1 1 1 
0 1 0 x 1 0 1 1 1 
1 0 x 0 1 1 0 1 1 
1 1 x 0 1 1 1 0 x 
1 1 0 x 1 1 1 x 0 
Note: x can be either logic 0 or 1. 
7.2.6 Multiplexer and Control Signals 
The system was designed to accommodate more than two channels of the analogue 
inputs, with an 8-channel analogue multiplexer 74HCT4051 controlled by the DSP 
at the given instants, switching the A/D converter to the specified loop. Control 
signals from the I/O port of the DSP (IOP5, IOP6 and IOP7) are used to control the 
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multiplexer via its address data signals A and B and control 1I, while the analogue 
signals (the current, position and position error) are connected to the input terminals 
Y09 Y1, and Y2. 
7.2.7 PWM Signal Generator and Interface Circuits 
Fig. 7.7(a) shows the architecture of the high precision PWM mode in the DSP 
Compare Subsystem, which is software-controlled by setting the Timer Control 
(TCON) register. In this mode, each of the six output pins is uniquely associated 
with one Compare and Action register. The pulse width of each PWM signal is 
determined by the associated Compare register, while the overall period is determined 
by the selected timer period register (either Timer 1 or Timer 2). When the value 
of the 14 Least Significant Bits (LBS) of the selected timer, which is clocked by 
CLKOUT (with a period of 160 ns), matches the 14 Most Significant Bits (MSBs) of 
the compare register, the two LSBs of the specified compare register are used to 
count the number of CLKIN pulses (with a period of 40 ns) before the associated 
compare (CMP) pin is reset. In this manner, the resolution of the PWM is increased 
by a factor of four (ie: minimum pulse width is 40 ns), as shown in Fig. 7.7(b). 
Table 7.2 gives the relationships between the switching frequency and the resolution 
bits in the high precision PWM mode. 
High speed ICs 74HCT04 are used as the buffers to interface the DSP with the gate 
drive circuits of the MOSFETs. 
Table 7.2 Relationship between switching frequency 
and resolution 
PWM frequency (kHz) Bits of resolution 
100 8 
25 10 
6.25 12 
1.5 14 
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Table 7.2 indicates clearly that the PWM resolution becomes lower with an increase 
in switching frequency, and that at a switching frequency of 100 kHz the resolution 
is only 8 bits, which is significantly lower than that the 12 bits of the D/A converter. 
7.2.8 RS232 Serial Port and Interface Circuits 
The DSP provides an RS232 communication interface with the pins TXD and RXD. 
These signals are TTL compatible and are converted via the MAX232C to RS232 
logic levels (" 1" = -9 V, "0" =+9 V), to connect to the serial port of a PC. Fig. 
7.8 shows the connections for a "null-modem" cable to link the computer and the 
DSP. The asynchronous mode controlled by the on-chip Serial Port Control Register 
is used for communication between the PC and the DSP. Fig. 7.9 shows the 
configuration of the serial port for the asynchronous mode. 
7.2.9 Feedback and Signal Conditioning Circuits 
The JFET-input operational amplifiers TL071 and TL072, which feature low input 
bias, offset current and fast slew rate, are used to construct both feedback and signal 
conditioning circuits [551. 
Fig. 7.10 shows the circuit employed for position feedback, position error and signal 
conditioning. The position error signal is obtained by subtracting position feedback 
signal from the position reference signal, which is produced by an external generator. 
Voltage followers are used at the input and output of the conditioning circuits, to 
increase the input impedance and reduce the output impedance. 
Fig. 7.11 shows the current feedback and signal conditioning circuits. The 
differential current signal, which is sensed through a small resistor connected in series 
with the motor, is amplified and converted via an instrumentation amplifier to a 
single-ended analogue signal amplifier. The monolithic integrated circuit INA 111, 
replacing the standard three operational instrumentation amplifier, offers excellent 
performance and eliminates any need to use highly matched precision resistors. 
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Fig. 7.12 shows the circuit for conditioning the control signal, which is output from 
the D/A converter and supplied to the power amplifier. 
7.3 DEVELOPMENT OF THE DIGITAL COMPENSATORS 
The controller designed in the continuous-time domain was converted into a set of 
equivalent discrete equations by the bilinear transform with the 8-operator [45,74]. 
The necessity for using this operator is associated with the high coefficient sensitivity 
matrix identified as existing in the conventional shift z-operator [75,76,77]. When 
the modified canonic S-form structure is used, the main benefits include a simpler 
algorithm and a shorter coefficient word-length. These lead to the fast execution of 
arithmetic routines and therefore a higher sample rate, which is essential for 
improving the overall system performance with a minimum quantisation error [77,78]. 
7.3.1 The Principle of the S-Operator 
The S operator is defined as 
or 
therefore, 
z=S +1 
6 =z -1 
1z -1 uo(z) 
z_1 1 _z1 
ui(z) 
(7.1) 
(7.2) 
Eqn. (7.2), illustrated by Fig. 7.13, indicates that S-' is an accumulator. the quantity 
to be read into RAM at each sampling interval is the sum of the 
latest sample U, and 
the previous summation U. fetched from RAM and stored 
in the accumulator. 
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7.3.2 The Structure of the b-Controller 
The DSP-Based Drive Control System 
The general form of first- and second-order controllers may be written in the s- 
domain as 
G1(s) _ 
no + nls 
1+ mis 
and 
u,.,. .., ý,. 2 
G2(s) 
QT /l1J T I62, J 
1+ m1s + m2s 2 
On using the bilinear transform expressed in terms of b, that is 
s= 
28 
T(2+s) 
(7.3) 
(7.4) 
or (7.5) 
s sT 
sT 1- 
2 
From this, the discrete transfer functions in the 6-operator form for a first-order 
controller is 
co + c18 -1 
Gi(S) = 
1+ rls 
and for a second-order controller 
Co + C18-' + c28 -2 G2(S) _ 1 +r1s-1 +r2b-2 
(7.6) 
(7.7) 
Fig. 7.14 show diagrams for the above equations in canonic 6-form. A modified 
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structure may be obtained, if the feedback coefficients of Fig. 7.14 are moved into 
the forward path of the controller, with appropriate changes to the coefficients which 
form the output y. These are shown in Fig. 7.15, with the resultant equations being 
given in Eqns. 7.8 and 7.9. 
The relationships between the coefficients of Eqns. 7.3 and 7.4 and those of the 
modified canonic 6-transfer functions are summarized in Tables 7.3 and 7.4 [77]. 
Gi(S) _ 
and 
p+ dlgs -1 
1+ d1s-1 
. -. i, e-. 
p+ dlg8 -1 + d1d2rS -2 
(J2(O) _ 
1+ d1s-1 + d1d28-2 
(7.8) 
(7.9) 
Where G'1(6) and G'2(8) are the modified canonic 6-transfer functions of the first- and 
second-order controller. 
Table 7.3 Emulation table for first-order 6-controller 
G(s) - 
no + n1s 
1 GO) = 
p+d1gS 
1+m1s 1+d18-1 
noT + 2n 1 no =g p T+2m1 
q =no 
n -T 
p_q 
1 d1 2 
2T d1 = T+ 2m, 
T1 m1 = d1 2 
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Table 7.4 Emulation table for second-order 6-controller 
- 
no + n1s + n2s2 G2(s) p + 
dlga -i + d1d2r8 -z 
1+ m1s + m2s2 1 + d18 -1 + d1d28 -2 
noT2 + 2n1T + 4n2 no =r 
p= 
T2 + 2m1T + 4m2 
noT +n1 
q= n1 = 
q T -r T+mi d2 
r no 
n2 = T2 
p- q +r 
dld2 2d2 4 
d- 
4T2 + 4m1T 
1 ml - T1 -1 
T2 + 2m1T + 4m2 
d2 
T 
2=7, +m1 m2 =T 
2 1 
- dld2 
1 
+ 
d2 4 
Note: T is the sample time. 
7.3.3 Choice of Sample Frequency 
The sample frequency must be considered carefully in any digital control system. As 
the present closed-loop system bandwidth is designed to be around 1 kHz, as analyzed 
in Chapter 4, the sample frequency should be set above 10 times the bandwidth 
[79,80], or 10 kHz. However, the upper limit of the sample frequency depends 
largely on the algorithm computation and on the DSP speed. In the present system, 
the control algorithms include a number of compensators in both the current and 
position loops, including an adaptive gain-scheduled controller, and the DSP operates 
at its full speed of 25 MHz, corresponding to an instruction cycle of 160 ns. The 
estimated computing time required for the algorithms, indicated that the sample 
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frequency should not be higher than 10 kHz, which is equivalent to a sample time of 
100 µs. 
7.3.4 Emulation of the Controller [77,81] 
Based on the emulation tables of the previous section, the continuous s-domain 
transfer functions of various compensator designs may be transformed to the 6-form, 
and these are given below. A sample time of 100 Its is used. 
(1) notch compensator for position loop: 
GN(S) = 
PN + dNl q NS 
-1 + dNl dN2rNs -2 
I+ dNl 8-1 + dNl dN2 8 -2 
(2) lag compensator for position loop: 
PG + dGgGB -i 
cGýs> _ 1 +dGB 1 
(3) first lead compensator for position loop: 
1 
G! sý = 
pL1 + dL1 gLl s_ 
LI` 1+ dLlS-1 
(4) second lead compensator for position loop: 
GL2(S) _ 
(5) lead compensator for current loop: 
1 
PL2 + dL2q L2s 
- 
1+ dL28 -i* 
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cXs) 
pI + d, gl8 
1+ dIS -1 
7.3.5 Digital Algorithms 
(7.10e) 
The digital algorithms for the general first- and second-order 6-controller derived 
from Eqns. (7.8) and (7.9) are summarized in Tables 7.5 and 7.6. These can be 
directly applied to the above compensators for programming the control code. 
Table 7.5 Algorithm for first-order 6-controller 
V= ui -w 
yo =pv+glw 
w=w+d1v 
(1) 
(2) 
(3) 
Table 7.6 Algorithm for second-order 6-controller 
v=u1 -w-x 
yo =pv+qw+rx 
x=x+ dew 
w=w+ d1v 
(1) 
(2) 
(3) 
(4) 
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7.4 IMPLEMENTATION OF GAIN-SCHEDULED CONTROLLER 
A first-order gain-scheduled controller was developed to compensate for the nonlinear 
variations in the motor stiffness. Implementation of the controller requires the 
development of a schedule table, by which the nonlinear stiffness variation with the 
rotor position is related directly to the adaptation of the controller. The data stored 
in the table is then used to update the controller parameter in synchronism with the 
periodic scanning of the motor, to achieve accurate control over the rotor position. 
7.4.1 Emulation of Gain-scheduled Controller 
The principle of the first-order gain-scheduled controller was analyzed in Chapter 4, 
with its transfer function given in Eqn. 4.7 as 
s+ k(6) w r.,. o (y(S) _ 
s+w 0 
(7.11) 
where wo is the corner frequency and k(O) the parameter varying with the motor 
position 0. Using Emulation Table 3, the discrete form of the controller in the 6- 
operator is obtained as 
GS(s) = 
ps + dsgss -i (7.12) 
1+d,, 8 -1 
in which the coefficients are 
ps(k(6)) = 
k(e)Two +2 (7.13a) 
k(e)(Two +2) 
qs = k(O) 
(7.13b) 
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and 
2TWo 
ds = Two +2 
(7.13c) 
For a given sample time T and corner frequency wo, the term ds is a constant, while 
both p, and qs vary with k(9), which is the nonlinear function of the rotor position 0. 
7.4.2 Control Algorithm 
The algorithm for implementing the gain-schedule control is given in Table 7.7, 
where vs and ws are internal variables of the algorithm, K, is a constant that is 
determined by the system performance, and a, b and c are constant coefficients 
determined by the nonlinear stiffness characteristics. The nonlinear function k(O), 
described in Chapter 3, was found as the best fit to the experimental curve. 
Table 7.7 Gain-scheduled control algorithm 
vs=ui -ws 
yo = ps(k(e))vs + gs(k(e))ws 
ws + = ws svs 
k(O) = Kd (Ts(e)) CdO 
(1) 
(2) 
(3) 
(4) 
Ts(e) _ 
(a+bO20 
1 +ce2 
7.4.3 Schedule Table 
It is very difficult in practice to calculate on-line within the sample 
interval the 
algorithm of Table 7.7, which is the combination of a standard first-order 
6-controller 
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with a high-order nonlinear function. However, this can be effectively overcome by 
developing a schedule table, in which each value of the varying parameter k(O). 
corresponding to a given position, is pre-calculated and stored. At any instant, the 
correct value of k(O) can be used to update the controller and, in this manner, the 
controller is able to adapt itself rapidly, without overloading the DSP with extra 
computation. 
The data for the reference position, which is available in the form of a time sequence 
waveform, is used to carry out the off-line calculation for the schedule time, and this 
does not cause any problems, as the actual position is very close to the reference 
position in the steady-state. Fig. 7.16 shows the complete procedure for developing 
the schedule table. Consideration of both the reference period of 20 ms and the 
sample time of 100µs indicates that the table will have 200 data point, and this can 
represent the continuous nonlinear curve with good accuracy and smoothness. The 
constant coefficient KK is set to 10. 
7.4.4 Position Synchronous Control 
As the position reference is provided externally to the drive control system, it is vital 
to employ synchronous control to ensure that the application of the gain-scheduled 
controller will not cause instability. Fig. 7.17 shows that the first element k(O) in the 
table, which has the minimum value of the nonlinear function (curve A), should 
correspond to the zero-crossover point with the positive slope at t= to in the position 
response, to achieve a satisfactory performance. With curve B chosen to be out of 
phase with the sawtooth, the system will be less stable or even unstable, due to the 
sudden addition of an excessively large gain at the incorrect time instant. 
Theoretically, the maximum gain provided by the gain-scheduled controller should 
coincide with both the extreme positions of ± 10°. A control mechanism is therefore 
required to detect continuously the position response, in order to establish the precise 
time instant at which the gain-scheduled controller is applied, and this can be realized 
by the software controlled logic given in the next section. 
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7.5 CONTROL SOFTWARE DESIGN AND PROGRAMMING 
The control software was designed using the top-down structured programming 
methodology [82,83], in which each module represents a real-time task at a given 
level, and may consist of several levels of sub-modules. It is convenient to modify 
or remove a module or sub-module without affecting the others, and this ensures a 
reliable, safe and correct software source code. The mixed use of both the flow chart 
and program structure diagrams gives a clear description of the real-time 
characteristics and multi-level hierarchical structure of the control software. 
7.5.1 Software Structure 
Fig. 7.18 shows the overall software structure. The program first initializes various 
system constants, variables, registers and on-chip peripherals, and after activating the 
system timer interrupt it moves to a loop, in which the controller equations are 
repeatedly executed when a timer interrupt is generated. The timer interrupt can be 
directly routed to the CPU by appropriately initializing the Interrupt Mask (IM) 
register and Interrupt Mode register INTM. The CPU responds immediately by 
branching to the Interrupt Routines Service (IRS). There is no need to execute a 
repeated code, which is conventionally associated with a software-control interrupt 
and this results in the accurate sample period essential for high speed real-time 
control. 
7.5.2 Interrupt Routines Service (IRS) 
Fig. 7.19 shows a diagram for the Interrupt Routines Services (IRS), which at its top 
level consists of five main module blocks, namely A/D Conversion, Position Loop 
Algorithm, Scale and Overflow Check, and D/A Conversion. The use of a Program 
Structure Diagram, instead of a Flow Chart, describes explicitly lower levels of the 
software. The A/D Converter converts the analog feedback signals into digital ones, 
which are used to compute both the position and current loops, and Scale and 
Overflow Checks are performed on computed results before they are converted back 
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to analog signals via a D/A converter. All the modules are executed 'from top to 
bottom' and 'from left to right'. A lowest level of module in each branch will 
correspond to a source code, and it is therefore convenient to verify the design level- 
by-level and module-by-module. 
7.5.2.1 Analog-to-Digital Conversion 
Fig. 7.20 shows the flow chart for the A/D Conversion module. After a start 
command is initiated, the program enters a loop to wait for the completion. This may 
be either signalled by using the interrupt line INT on the A/D converter to request 
a CPU interrupt, or controlled by software which sets the sample time in the 
program. The output of the A/D converter is a 12-bit complement number, and this 
is converted to a 16-bit complement number by a 4-bit left shift operation. 
7.5.2.2 Position loop algorithms 
The overall Position Loop Algorithm is shown in Fig. 7.21. The Position 
Synchronous Control is realized by continuously checking the position feedback, to 
determine when the gain-scheduled controller should be added. When this condition 
is met the flag bit 'Schedule' is set, and the subsequent operations are controlled in 
synchronism with the shaft position. 
The flow chart for the gain-scheduled controller is shown in Fig 7.22, and those for 
the various linear compensators are shown in Figs. 7.23 to 7.26. 
7.5.2.3 Current loop algorithm 
Fig. 7.27 shows the flow chart for the Current Loop Algorithm, comprising a first- 
order lead compensator. The current error is the difference between the output from 
the position loop algorithm and the current feedback signal obtained from the 
A/D 
converter 
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7.5.2.4 Scale and overflow check 
The scaling of the computed result is carried out by combining arithmetic left shift 
and additions with multiplications, and the overflow check is performed on the 
calculated result. The number of the shift bit, additions and the multiplying factor 
are determined by the adjustment of the loop gain due to the A/D and D/A 
conversions. Fig. 7.29 shows the flow chart for the scale and overflow check. 
7.5.2.5 Digital-to-analog conversion 
The scaled result in a 16-bit 2's complement code format is converted to an 12-bit 
offset code format, which is then written to the D/A converter to produce a± 15 V 
output voltage. Fig. 7.28 shows the flow chart for the conversion. 
7.5.4 Numerical Routines 
The realizations of the discrete algorithms given in Tables 7.5 to 7.7 are used to 
compute the compensations defined by Eqns. 7.10(a) to 7.10(e) and 7.12. These are 
essentially additions, subtractions and shift of the fixed-point variables, and 
multiplications of a fixed point variable by a coefficient, which is also in fixed-point 
format. The coefficient word-length is chosen as 16-bit, consistent with the DSP 
word-length, and the internal variable word-length chosen as 2x16-bit word. These 
guarantee both a high computational precision and a minimum dynamic algorithm 
error. Further, both the coefficient and internal variables are scaled down to be 
fractional numbers, which results in the fractional arithmetic suitable for 
implementation on the fixed point DSPs, such as the TMS320E14. Saturation 
arithmetic may be required, to check the overflow for the results of an addition, 
subtraction, or shift operation. 
7.5.4.1 Multi-word multiplication 
The multiplication algorithm is implemented as a two-word (32-bit) variable 
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multiplied by a one-word (16-bit) coefficient, and the resultant product is saved in a 
two-word (32-bit) format. As both the variables and coefficients are specified as 
fractional numbers, there will be no overflow in the product, thereby eliminating any 
need for an overflow check for the multiplication. The MSB of the coefficient word 
is always set to zero, which results in fast execution of the multiplication code. Fig. 
7.29 shows the number format used and Fig. 7.30 the algorithm adopted. 
7.5.4.2 Multi-word additions and subtractions 
Two-word additions and subtractions are conveniently implemented in the 32-bit 
accumulator. Care should be taken over the arithmetic operation of the least 
significant 16-bit of the variables, which is specified as an unsigned number. An 
overflow check is necessary for the arithmetic results. Fig. 7.31 shows the 
algorithms implemented. 
7.5.4.3 Arithmetic shift 
Arithmetic shift is frequently required for scaling a variable, an intermediate or a 
final result. The arithmetic left shift is used to scale up the intermediate results or 
variables. In this case, the scaling factor is greater than 1 and saturation or overflow 
is possible; the overflow check or saturation is therefore required for the detection of 
such condition. 
7.4.4.4 Saturation Arithmetic 
Conventionally, saturation arithmetic is required in software to detect the overflow 
for the intermediate and final results of the various operations. In the TMS320E14. 
this is incorporated into the hardware, which has an Overflow Mode in its 32-bit 
accumulator, giving a considerable reduction in the required saturation code. The 
Overflow Mode is controlled by the instructions SOVM and ROVM, which set and 
reset overflow bit OVM in the Status Register. When the OVM is set, and an 
overflow occurs, the accumulator is automatically loaded with either a maximum 
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positive number (7FFFFFFF) or a maximum negative number (FFFFFFFF), 
depending on the sign of the results. A single instruction BV is used to check the 
overflow bit (also in the Status Register) and, if the overflow bit is set (indicating the 
overflow occurs), the program branches to a location specified by the instruction. 
7.5.5 Control Software Programming 
The control source code was written exclusively in the DSP assembly language [72], 
and the various arithmetic routines were implemented using macros [84], which are 
sections of code repeatedly executed wherever referenced within the program. 
Although more object code is generated in assembling the source code program, 
overhead of stack operations required for the sub-routine calls is avoided. This is 
particularly suitable for programming the TMS320E14, which can accommodate 
easily a large control code, when using macros for the repeated arithmetic code, due 
to its program memory of 4Kx16-bit, but it would have difficulties in cope with a 
code requiring the use of sub-routine calls due to its limited four level stack. 
The control code was debugged, tested and programmed into the DSP on-chip 
EPROM using the TI TMS3201x Development System, which provides various useful 
debugging capabilities, such as single step, trace/breakpoint, on-chip register status, 
full-speed emulations, disassembler, etc.. A full DSP Assembly source code is given 
in Appendix D. 
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Operation flow for the S-operator: 
(1) Fetch a data frm RAM, in which a 
previous sum U,, is stored; 
(2) Add ACC and U, , which is available in the latest sample; 
(3) store the result Uo in RAM for the 
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(b) Illustration of the operation flow 
Fig. 7.13 Principle of the 8-'-operator 
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i Start A/D conversion 
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obain a 16-bit number 
Fig. 7.20 Flow chart of A/D conversion 
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Fig. 7.22 Flow chart for gain-scheduled controller 
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Start 
output of gain-scheduled controller 
is in U1 ; VN  WN ' XN are inter- 
mediate variables ; pN , qN , dNi, dN2, r are constant coefficients 
initialized in INITIALIZATION 
VN=U; - WN - XN 
+ CINXN + rWN ý'o PNVN 
5 operation 
XN = XN - 
dN2WN 
WN WN-dNIWN 
End 
Fig. 7.23 Flow chart for notch compensator 
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Start 
output of notch compensator is 
in U; ; VLI , wLl are intermediate 
variables ; PLC , qLI , dLI, are 
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compute intermediate 
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VLI = Ui - WLI 
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Fig. 7.24 Flow chart for lead 1 compensator 
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in U, ; vL2 , wL2 are intermediate 
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constant coefficients initialized 
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compute intermediate 
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S operation 
WL2 = WL2 - 
dL2wL2 
End 
Fig. 7.25 Flow chart for lead 2 compensator 
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Start 
output of lead 2 compensator is 
in U; ; VG , WG are intermediate 
variables ; PG , qc and dG are 
constant coefficients initialized 
in INITIALIZATION 
compute intermediate 
variable 
VG=Ui - WG 
compute output 
Yo PGVG + QGWG 
S operation 
WG = WG - 
dGWG 
End 
Fig. 7.26 Flow chart for lag compensator 
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compute intermediate 
variable 
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compute output 
Yo - Pºvº + gºwº 
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Fig. 7.27 Flow chart for current lead compensator 
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Fig. 7.28 Flow chart for D/A converter 
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Chapter 8 
Experimental Studies 
This chapter describes experimental studies carried out on the motor drive system 
developed in the previous chapters. 
8.1 EXPERIMENTAL SYSTEM DESCRIPTION 
In addition to the motor and built-in position transducer modules, the experimental 
drive system shown in Fig. 8.1 consists of a DSP-based digital controller, a feedback 
signal measuring and conditioning circuit board and a power amplifier. A 50 Hz 
sawtooth reference waveform generated from a programmable generator is applied to 
the drive system via the signal conditioning circuits, where the position, position error 
and current feedback signal are obtained, conditioned and fed to the A/D converters. 
The control program written in the DSP assembly language is downloaded via the PC 
parallel port to the in-circuit emulator (ICE), which has a built-in 'probe' head 
inserted into the DSP socket of the target system. Any change in the object code can 
be modified from the PC, where the DSP development system provides various 
window-based debugging facilities, such as the editor, data memory (RAM), 
assembled/disassembled program memory, register display and trace system. The 
ICE supports the code tests either at full speed (25 MHz), single-step, or with 
breakpoints. 
8.2 EXPERIMENTAL PROCEDURE 
The digital controller comprises a number of compensators in the two-loop system, 
and it is therefore difficult to tune. The experimental procedure followed was: 
(1) test the power amplifier 
(2) test the current loop system; 
(3) test the position loop, with the notch and 1st-stage compensator added: 
(4) test the position loop, with the 2nd-stage lead compensator added: 
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(5) test the position loop, with the lag compensator added; 
(6) test the position loop, with the gain-scheduled controller. 
The above process was clearly iterative, having to be repeated until satisfactory 
results were obtained. It was important that the various compensators were tuned 
individually, but in a coordinated manner that achieved a gradually improved overall 
performance. 
8.3 PRACTICAL ISSUES OF THE DIGITAL CONTROLLER 
Since the controller was designed in the continuous domain, the digitized effects 
brought about by the emulation described in chapter 7 should not be underestimated. 
The main practical issues of the digital controller are discussed below. 
8.3.1 The Lagging Effect of the Analog-to-Digital Converter (ZOH) 
The analysis of the previous chapters established that to obtain the desired 
performance necessitated the use of a sample rate of 10 kHz, which is 10 times the 
control system bandwidth of 1 kHz. However, a lagging phase shift is inevitably 
introduced by a sampled data system, and the overall effect of this can be 
conveniently examined by the sampling interval required, which is limited by the 
analog-to-digital conversion time, the algorithm computational time and the digital-to- 
analog conversion time. The analog signal is sampled and transformed to digital form 
by an analog-to-digital converter, then processed by the DSP, and finally converted 
back to analog form via the digital-to-analog converter. The data held in the digital- 
to-analog converter is updated at the sample rate, producing a 'staircase' waveform. 
The data reconstruction of the digital-to-analog conversion is represented by a zero- 
order-hold device (ZOH), which can be approximated by the first-order lag system 
[37,77] 
2/T Gzoh(s) _ 
s +2/T 
(8.1) 
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where T is the sample time. With T= 100 its, Eqn. (8.1) becomes 
GzOh(s) = 
20000 
s+ 20000 
(8.2) 
It is evident from these equations that the sampling process introduces a low-pass 
filter characteristic, with the magnitude being reduced and the phase shift being 
considerably increased at high frequencies, causing a deterioration in the system 
performance. To compensate for this, an additional lead compensator is used in 
series with the existing lead compensator (defined by Eqn. 7.10(e)) in the current 
loop, such that the maximum leading phase offsets the lagging phase caused by ZOH, 
which was calculated from Eqn. 8.2 as exceeding 17°, at frequencies above 1 kHz. 
The compensator was designed as 
C''czoh(s) =3 Is + 10000 
s+ 30000 
(8.3) 
providing a phase lead of 20', giving a net increase of 3° in the phase lead at a 
frequency of 1 kHz. This is converted to digital form using Emulation Table 7.3, 
and then tuned directly in the experimental system. 
8.3.2 Limited Wordlength representations for the Digital Controller 
Generally, when converted to digital form, the wordlength of the digital controller 
should be sufficiently long to represent accurately its continuous equivalent. 
However, the longer the wordlength that is necessary, the more time is required to 
compute the related algorithms. In practice, this is in conflict with the limited sample 
time, which is determined by the overall system performance (eg the closed-loop 
bandwidth). The initial consideration of using a 32-bit wordlength (ie two 16-bit 
words) for all the internal variables will result in a significant increase in the 
computing time and therefore the sample time. Table 8.1 shows the estimated time 
for computing the compensations. 
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It is seen from the table that, if a fixed time of 15 µs is needed for the analog-to- 
digital conversions and other I/O operations, even with a 16-bit wordlength for both 
the internal variables and coefficients, the total computing time exceeds the required 
sample time of 100 Its. It was decided therefore to implement the position feedback 
lead compensator (the 1st position lead) using analog amplifiers. This provided extra 
time for the digitized compensators, with a 32-bit wordlength representation for some 
internal variables, which had significant influence over the computing accuracy. 
Table 8.1 Computing time for compensators 
Computing time required 
Compensation type 16-bit coefficient 
16-bit variable 
16-bit coefficient 
32-bit variable 
(1) 1st current lead G1(8) 12 As 18 As 
(2) 2nd current lead GcZOh(b) 12 its 18 As 
(3) Position notch G, ß(8) 18 As 
34 As 
(4) 1st position lead GL1(8) 10 AS 16 its 
(5) 2nd position lead GL2(8) 10 AS 16 As 
(6) Position lag GG(8) 10 AS 16 As 
(7) Gain-scheduled GS(8) 16 As 20 As 
Subtotal 
A/D conversion, I/O, etc. 
Total 
88 its 
15 µs 
103 µs 
138 µs 
15 Its 
153 µs 
8.4 RESULTS 
Various results obtained from the experimental prototype system are shown in Figs. 
8.2 - 8.8. 
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Figs. 8.2 and 8.3 show respectively the time response of the linear power amplifier, 
with a square wave input, at both no-load and on-load. The output voltage responds 
extremely rapidly to changes in the input, and reaches almost instantly the steady-state 
of either -35 V to +35 V. With the load current of 0.5 A applied to a resistor load, 
the output voltage on-load exhibits the same response performance as on no-load. 
Fig. 8.4 shows the open-loop time response of the drive system when a sawtooth 
waveform is applied. Comparison between these waveforms and the simulated 
waveforms of Fig. 8.5 shows the effectiveness of the system model described in 
chapter 3. 
Fig. 8.6 shows the closed-loop time response of the drive system employing the linear 
controller, but without the second current lead compensator required to compensate 
for the ZOH. It is seen that the response waveforms are similar to the simulated 
waveforms shown previously in Fig. 4.21, with the position response being able to 
track the reference. However, the existence of the oscillations indicates that the 
phase margin is insufficient for the digitized control system [30,37]. 
Fig. 8.7 shows the closed-loop time response of the drive system employing the linear 
controller, together with the additional current compensator used to compensate 
for 
the ZOH. A clear improvement in the system stability is seen by the absence of the 
previous oscillations, and the reference now being more accurately tracked. 
Fig. 8.8 shows the close-loop time response of the drive system employing 
both linear 
and gain-scheduled controller. The overall tracking performance 
in terms of the 
position error and stability is considerably improved, and the careful examination of 
the position response gives a linearity of ±0.05 ° for the active 
linear scanning period 
of 16 ms. 
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Fig. 8.2 Response of the amplifier output voltage at the no-load condition 
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on-load condition 
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Fig. 8.3 Response of the amplifier output voltage and current at the 
on-load condition (continued) 
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Fig. 8.6 Closed-loop response of experimental drive system employing 
linear controller without the ZOH compensation (continued) 
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Fig. 8.7 Closed-loop response of experimental drive system employing 
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Conclusions and Further Work 
This chapter presents conclusions on the research described in this thesis and makes 
remarks and suggestions for further work. 
9.1 CONCLUSIONS 
A high performance DSP-based drive system was successfully developed to control 
a limited-angle torque motor, so that it followed precisely a 50 Hz reference sawtooth 
waveform. The drive system uses a multi-compensator, multi-loop linear controller, 
combined with a nonlinear gain-scheduled controller to both implement tight control 
on the motor and ensure system stability. 
The digital controller provides great flexibility in implementing adaptive control, 
facilitates efficient tuning of the algorithms, and permits easy changes in the control 
software to suit different specifications. The TI TMS320E14 DSP was used as the 
core of the controller, due to its high speed, optimum architecture and the various on- 
chip control peripherals, and 12-bit high speed analog-to-digital and digital-to-analog 
converters were used to minimize the sampling and quantisation errors. The 
performance of the digital control system showed substantial improvement when the 
6-operator (rather than the conventional z-operator) and the filter structure in modified 
canonical form (rather than in the direct form), were used to convert the continuous 
controller to a discrete form with a high sample rate. Minimization of the algorithm 
errors required the wordlength used to be sufficiently long to represent the filter 
internal variables and coefficients. 
The power amplifier was vitally important to the drive system performance, and a 
linear operational amplifier provided a superior overall performance to a switch-mode 
amplifier, both in terms of bandwidth and speed of response. For the same rated 
current (eg 0.5 A), the settling time of the linear amplifier of 0.01 ms following a 
large step change in output voltage between -35 and +35 V (Fig. 8.3, chapter 8) 
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was much better than the 0.6 ms [68,85] obtained from a switch-mode amplifier for 
the similarly large step change in the output voltage. The bandwidth of the linear 
amplifier is clearly demonstrated by the drive voltage waveforms (Figs. 8.4 to 8.8, 
Chapter 8), which showed the capability to reproduce faithfully the control signals 
computed from the DSP containing the high frequency signals in the flyback period. 
This was also in contrast to the switch-mode amplifier, which in the same application 
was incapable of responding sufficiently quickly to control signals [85]. 
Practical results obtained were in excellent agreement with simulated results, 
demonstrating the effectiveness of both the proposed control scheme and the 
experimental drive system. A linearity of ±0.05 ° was achieved throughout the 16 
ms forward scanning of the motor position, with the drive voltage being limited to 
the required ±35 V. The discrepancies between the simulated and practical results 
may be accounted for by the limitations in the experimental system. 
9.1.1 Design Method Review 
To drive a rotary electromagnetic actuator to follow precisely a periodic waveform 
input presents a significant technical challenge. The lack of published literature in 
this field has stimulated an in-depth exploration of the appropriate design method, 
which must be effective, reliable and applicable to engineering applications requiring 
satisfactory practical results. The method developed during the course of this 
research can be summarized as 
(1) Detailed modelling and dynamic analysis are both needed to provide insight 
and understanding of the controlled actuators. The development of an 
experimentally-based motor model is desirable, as this establishes a good basis 
for the design of a reliable control system. 
(2) A multi-loop structure, which contains current, position and/or speed loops is 
essential for the control system. The inclusion of, for example, notch, lead 
and lag compensations are needed to reshape substantially the original actuator 
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characteristics to obtain the required response performance. The use of 
dynamic feedforward and feedback control, in both the inner and outer loops, 
then enables the demanding transient and steady-state responses to be met 
simultaneously and with little compromise. 
(3) The design of a nonlinear controller depends on the characteristics of the 
controlled actuators, and it must ensure overall system stability when it is 
introduced. A first-order gain-scheduled controller was used to control the 
nonlinearities that exist in the torque motor, and which were identified in the 
experimental modelling studies. Various other advanced adaptive control 
methods (eg model reference adaptive control, self-tuning control, etc. ) are 
possible, but in practice they would require considerably longer computing 
time. 
(4) The use of Bode plots provide a very effective approach to controller design 
in the frequency domain, and by manipulating the magnitude and phase 
response plots with respect to the same frequency variables, a complex multi- 
compensator multi-loop high-order system can be synthesized. Inherently well 
defined relationships exist between the frequency and the time response 
performances and, no matter whether or not they can be expressed 
analytically, the time response performance can be dependably predicted from 
the frequency response. In designing the control system for the torque motor, 
the following observations were made. 
" The speed of the time response depends mainly on the open-loop gain- 
crossover frequency wc. In order to track a periodic waveform, comprising 
many harmonics of the fundamental frequency, we is inevitably high, which 
normally results in a correspondingly high closed-loop bandwidth. 
" The position tracking error is determined by the open-loop gain over a wide 
frequency range (not just a single frequency), for which the term "low- 
medium frequency range" was used in defining the loop gain frequency 
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characteristics. The smaller the error, the higher is the loop gain needed. 
" Relative stability is most appropriately indicated by the phase margin and 
the gain margin, as well as by the slope and frequency bandwidth of the 
frequency response characteristics near the gain-crossover point (0 dB). It is 
essential that the phase margin is in excess of 45 °, the gain margin is at least 
10 dB, the gain crossover slope is around 20 dB/dec, and the bandwidth is as 
wide as possible. When the system does not satisfy these conditions, the time 
response will show high frequency oscillations superimposed on the normal 
waveforms. For example, in the position response oscillations appear at the 
beginning of the linear scanning period (see Fig. 8.4, Chapter 8), while in the 
drive voltage and current waveforms, excessively large pulses (> ±35 V) 
occur in the flyback period. 
" The filtering capability (ie rejection of the high frequency noise) is best 
indicated by the slopes of the open-loop and closed-loop gain characteristics 
in the high frequency range, which should ideally be at least -60 dB/dec. 
However, the closed-loop bandwidth WBW should not be excessively large, or 
else high frequency noise will appear in the drive voltage and current (see 
position loop design of Chapter 4). 
The controller is designed in the frequency domain, checked with respect to 
the various frequency performance criteria outlined in Chapter 4, and finally 
verified by time domain simulations. This is an iterative process, and the 
transfer function of the resultant controller will normally have an order much 
higher than that of the controlled actuators. 
9.2 REMARKS ON EXPERIMENTAL DRIVE SYSTEM 
While the practical results were in excellent agreement with the theoretically predicted 
results, the required linearity of the position response has not yet been achieved. This 
can be accounted for by the limitations of the experimental drive system, considered 
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Non-ideal power amplifier 
Although the linear power amplifier has an overall performance superior to 
that of the switch-mode alternative, it still exhibits a limitation in terms of the 
full power response. Fig. 9.1 shows practical measurements of the input-to- 
output voltage transfer characteristic, when a series of large sinusoidal signals 
are applied to the amplifier. It is seen that a reduction in the voltage gain and 
a lagging phase shift both become evident above 1 kHz. This indicates that 
the amplifier is not the ideal constant gain, zero phase shift device assumed 
in the simulations. 
(2) Limitations of the DSP 
The TMS320E14 DSP is capable of operating at a clock frequency of 25 MHz 
and, with the hardware multiplier, a 16-bit x 16-bit multiplication can be 
completed within a single instruction cycle of 160 ns. However, it has been 
shown in Chapter 8 that the DSP still does not meet the very stringent timing 
requirement of the present application, with some of the compensations having 
to be implemented by analog amplifiers, and most of the internal variables and 
coefficients having to be represented by 16-bit words. Although a 
compromise might be made by using a slower sample rate (ie, a longer sample 
time) to accommodate the extra computing load, with the aim of improving 
the computation accuracy by using a longer wordlength, this is in conflict with 
the requirement of a fast sample rate from the considerations of the overall 
system performance. Furthermore, it is very difficult to guarantee the 
performance when the sample time is increased to 150 its, as indicated in table 
8.1. 
(3) Insufficient Resolution of the A/D and D/A Converters 
Another source of error arises in analog-to-digital and digital-to-analog 
devices, due to their limited resolution. Nonlinearities are introduced when 
an analog signal is converted to a 12-bit digital signal, due to the need to 
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truncate the 4 least significant bits for the DSP processing in 16-bit format. 
(4) Limitations of the General-Purpose Operational Amplifiers 
The feedback signal conditioning circuit uses a considerable number of 
operational amplifiers TL071 and TL072, and the performance of these is 
rather limited for the present application. For example, the unity-gain 
bandwidth (discussed in Chapter 5) is only 3 MHz. 
A further limitation of the present research was that the controller design was carried 
out in the s-domain. This was necessary, since one of the primary objectives of the 
research was to seek an effective control strategy unavailable in the published work, 
and designing for continuous control allows the use of various well developed 
frequency response techniques. However, it has certain shortcomings when the 
controller has to be converted to digital form by an approximate method, one of 
which is that the sample rate has to be sufficiently high to minimize the conversion 
error. The use of a high sample rate imposes a heavy burden on the microprocessors. 
9.3 SUGGESTIONS FOR FURTHER WORK 
Based on the above analysis, investigations were made on further work that could be 
carried out, as detailed below. 
(1) Use of the new generation of DSPs to replace the TMS320E14. One option 
is to choose the TMS320C240 [86,87], which is the updated version of 
TMS320E14. The main advantage that would arise is the considerably 
improved speed, with only a 50 ns instruction cycle (compared to the 160 ns 
of the TMS320E14). Furthermore, the control software developed for the 
TMS320E14 can be used, as software compatibility is maintained throughout 
the TI TMS320 DSP family. 
(2) Replacing the existing power amplifier SGS L465 with either BB OPA541 or 
OPA241 [88,89], will considerably improve the overall drive performance. 
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due to the much greater power bandwidth (55 kHz at the output voltage of 20 
V rms), higher voltage rating (±40 V), larger open-loop gain (90 dB at 10 
Hz), larger gain-bandwidth (1.6 MHz), and much lower input bias current (50 
pA). 
(3) Replacement of the present 12-bit A/D AD7870 with a higher resolution 
device, such as the 14-bit converter AD7871, or the BB 16-bit ADS7805P. 
The D/A converter AD767 may be updated to a 16-bit device, such as the 
AD766. 
(4) Operational amplifiers TL071 /TL072 can be substituted directly by the MOT 
LF41 1 CN/LF412CN, which has a greater unity-gain bandwidth, and lower a 
input bias current. 
The cost of the drive system will have to increase to meet the upgrading of the 
components, and this is necessary if the extremely demanding specifications have to 
be met. It is suggested that the final drive system electronics should be implemented 
using the special customer design method, to obtain maximum performance/cost 
effectiveness. 
To find an optimum sample rate, the controller may be re-designed in the z-domain, 
or the w-plane [77,80], which will allow the sampling effects to be taken into account 
in the controller design stage. Either of these is inefficient in comparison with the 
frequency method used in this research. With a high-order multi-loop control system, 
the z-domain design is inherently limited to a unity cycle and requires more 
computational efforts, while the w-plane design involves the introduction of extra 
positive zeros that should be dealt with carefully, due to the potential stability 
problem caused. Neverthereless, design data given by the present continuous 
controller should provide a good basis for either method, by which a low sample rate 
beneficial for the overall digital control system may be obtained. 
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Appendix A 
Specifications of FMS-S526 Frame Scan Motor System 
1. Motor/Transducer Unit L-503 
Parameter Symbol Value 
Peak torque 
Torque constant 
Back e. m. f constant 
Magnetic stiffness constant 
Frictional constant 
Resistance 
Inductance 
Rotor inertia 
Operational temperature range 
Angular displacement 
Scan efficiency 
* 
* When driven by 50 Hz 
Tm 
Kt 
Kb 
KS 
Kf 
R 
L 
J 
T 
0 
,q 
0.16 Nm 
0.125 Nm/A 
0.125 V/rad"s-' 
0.25 Nm/rad 
10-a Nm/rad -s-' 
169 
0.045 H 
3x 10-' kg-m' 
-46°C/+100°C 
+10° 
80% 
2. Signal Conditioner Module D527 
Parameter Symbol Value 
Sensitivity 
Zero drift* 
Gain drift* 
Bandwidth 
Linearity* 
Carrier ripple 
es 
oz 
Go 
BW 
AO 
Gr 
* Applicable over full specified operating temperature range 
50 mV/' 
0.15 ° 
±1% total 
5kHz 
+0.2% over 
+10° 
20 mV rms 
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3. Electrical Connection of Frame Scan System S526 
Connector type: 838-17-MY1-022N Dean Technitron 
Pin No. 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
13 
14 
15 
16 
17 
Connection 
+12 V 
-12 V 
0V 
Motor lead screen 
Motor lead A 
Connected to 4 
Motor lead B 
0V 
0V 
0V 
0V 
0V 
0V 
0V 
0V 
Transducer output* 
0v 
* Polarity of the transducer: - with + V; voltage connected to Pin 
5 wrt Pin 7, the 
motor shaft shall rotate clockwise when viewed from the front, and the transducer 
output shall be negative. 
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Continuous Controller Design Data 
The continuous controller comprises a number of compensators as given below. 
1. Current Lead Compensator 
GI(s) = 6000 s+ 
345 
s+ 3450 
2. Position Notch Compensator 
GN(s) = 
s2 + 1333s + 980400 
s2 + 2404s + 980400 
3. First Position Lead Compensator 
GLl = 2.3 
s+ 18725 
s+ 27785 
4. Second Position Lead Compensator 
(B1) 
(B2) 
(B3) 
GL2 = 13.3 
s+ 81409 (B4) 
s+ 113320 
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5. Position Lag Compensator 
6. Gain-Scheduled Controller 
where 
GG =5 
GS 
s+ 119 
s+0.453 
s+ 426k(9) 
s+ 426 
k(O) = 10 
d (TS(e)) 
de 
Ts(e) = 
0.034 + 7.402 0 
1 -5.762 
(B5) 
(B6) 
(B7) 
(B8) 
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Operational Power Amplifier SGS L465 
1. Connection Diagram (top view) 
L 
-Tab connected to pin 3 
2 
2. Main Features 
"vs 
OUTPUT 
'V5 
INVERTING INPUT 
NON INVERTING INPUT 
4 
3 
5-262812 
" Output current to 4A 
" Supply voltage to ±20 V 
" Large common-mode range 
" Large differential mode range 
" Large bandwidth 
" Low saturation 
" SOA protection 
" Short circuit protection 
" Thermal protection 
3. Absolute Maximum Ratings 
VS 
Vicm 
Vidf 
Iman 
Ptot 
Tstg, Ti 
Supply voltage 
Input voltage 
Differential input voltage 
Peak output current (internal limited) 
Power disspation at Tcwe = 900C 
Storage and junction temperature 
+20 V 
VS 
+15 V 
4A 
20 W 
-40 to 150 °C 
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4. Electrical Characteristics 
Power Operational Amplifier L465 
(VS =± 15V, Tamb = 25 °C unless otherwise specified ) 
Parameter Test condition Min. Typ. Max. Unit 
VS power voltage ±3 + 20 V 
Id Quiescent drain current 45 mA 
lb Input bias current 
Vos Input offset voltage 
Ios Input offset current 
SR slew rate 
Vo Output voltage swing f=1 kHz IP = 0.5 A 
IP=4A 
26 27 VPP 
f= 10 kHz IP = 0.5 A 
IP =4A 
27 
24 
VPP 
BW Power bandwidth Vo = IV RL =4 Sl 100 kHz 
R. Input resistance (pin 1) 100 500 kfl 
Gv Voltage gain (open loop) 
= f1 kHz 80 dB 
eN Input noise voltage 2 6 µV 
iN Input noise current 
B= 10 to 10 kHz 
100 pA 
CMRR Common mode rejection Rg 10 kQ Gv = 30 dB 70 dB 
SVR supply voltage rejection Rg = 22 kSl Gv = 10 
5V 0 V 
60 dB 
. rms rippie= 
fr; 
PP, e =100 
Hz Gv = 100 
40 dB 
Effficiency f=1 KHz IP =3A 66 % 
Tsd Thermal shutdown juction 
temperature 
145 °C 
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The List of the DSP Assembly Source Code 
* 
File title 'system6' 
* This code implements a two-loop multi-compensator drive control for a limited-angle torque motor 
* 
*A lead compensator is used in the current loop. A linear controller, comprising a notch, a lead, a lag, is used 
* in series with a first-order adaptive gain-scheduled controller controller in the position forward path, while a 
* second lead compensator is realized using analog ampplifiers. 
* 
* An additional lead compensator is used in the current loop to compensate for the ZOH. 
* 
* The bilinear transform with the 6-operator is used to convert continuous transfer functions to digital ones, with 
* the sample time chosen to be 100 µs. . 
* 
* Define the DSP banks and ports 
* 
BSR EQU 
* 
EQU 2 
EQU 0 
EQU 1 
EQU 2 
EQU 3 
EQU 4 
IOBANK EQU 0 
IOPREG EQU 0 
DDR EQU 1 
BITSET EQU 2 
BCLEAR EQU 3 
IFLAG EQU 4 
IM EQU 5 
FCLEAR EQU 6 
* 
WDBANK EQU 0 
WDT EQU 1 
WPER EQU 2 
* 
TBANK 
TMR1 
TPR1 
TMR2 
TPR2 
ICON 
* 
CMBANK 
CMPRO 
CMPR1 
CMPR2 
CMPR3 
CMPR4 
CMPR5 
* 
ATBANK 
ACTO 
ACT1 
ACT? 
ACT3 
ACT4 
ACT5 
* 
SBANK 
SCON 
SSET 
SCLR 
TBR 
RBR 
SBRG 
* 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
7 
3 
0 
2 
3 
4 
5 
4 
0 
1 
2 
3 
4 
5 
EQU 5 
EQU 0 
EQU 1 
EQU -' 
EQU 3 
EQU 4 
EQU 5 
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* Define the addresses for A/D and D/A converter 
* 
BKFFFF EQU 255 
SADC1 EQU 0 
RADC 1 EQU 1 
SADC2 EQU 2 
RADC2 EQU 3 
DAC1 EQU 3 
* Define the internal variables used in the control alogrithms 
* 
* 1. Controller ceofficients 
* 
* 1.1 the first current lead compensator 
PL EQU >0 
QL EQU >1 
DL EQU >2 
* 1.2 the second current lead compensator 
PL2 EQU >3 
QL2 EQU >4 
DL2 EQU >5 
* 1.3 the position notch compensator 
P EQU >6 
Q EQU >7 
DI EQU >8 
D2 EQU >9 
* 1.4 the position lead compensator 
PPL EQU >A 
PQL EQU >B 
PDL EQU >C 
* 1.5 the position lag compensator 
PG EQU >D 
QG EQU >E 
DG EQU >F 
1.6 the gain-scheduled controller 
PS EQU >10 
QS EQU >11 
DS EQU > 12 
* 
* 2. Controller internal variables 
* 2.1 
ACTULI 
REFIO 
REFI1 
MI2W0 
MI2W1 
ERRIO 
ERRI1 
V LO 
VL1 
WLO 
WL1 
* 22 
V L20 
VL21 
WL20 
WL21 
* 2.3 
VO 
V1 
W1 
W2 
X() 
X1 
* 1.4 
PVLO 
the first current lead compensator 
EQU > 13 
EQU > 14 
EQU > 15 
EQU > 16 
EQU > 17 
EQU > 18 
EQU > 19 
EQU >1A 
EQU >113 
EQU >IC 
EQU >1D 
the second current lead compensator 
EQU >1E 
EQU > IF 
EQU > 20 
EQU >21 
the position notch compensator 
EQU >22 
EQU >23 
EQU >24 
EQU >25 
EQU >26 
EQU >27 
the position lead compensator 
EQU >28 
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PVL1 EQU 
PWLO EQU 
PWL1 EQU 
* 2.5 the position lag compensator 
VGO EQU 
VG1 EQU 
WGO EQU 
WG1 EQU 
* 2.6 the gain-schudeled controller 
VSO EQU 
VS1 EQU 
WSO EQU 
WS1 EQU 
* 2.7 the position input variables 
ACTLPO EQU 
ERRPO EQU 
ERRP 1 EQU 
POSIO EQU 
POSI1 EQU 
* 2.8 
HWORD 
MWORD 
U00 
U01 
U10 
U11 
VLO 
VL1 
vo 
V1 
xo 
X1 
WLO 
WL1 
WO 
W1 
FLAG 
the other variables 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
output results 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
EQU 
* 3. Intermediate and 
RTMPOO 
RTMPO 1 
RTMP 10 
RTMPI 1 
TEMP 
TMPOO 
TM PO I 
TMP1O 
TMP 11 
CNTRL 
CNTRLO 
CNTRLI 
DRIVEO 
DRIVEL 
* 4. Constants 
* 4.1 
KP 
KPS 
KG 
*4 
.2 
KI 
KIFS 
* 4.3 
SIGN 
H8000 
H7FFF 
HIGH 
position loop gain constant 
EQU 
EQU 
EQU 
currnent loop gain constant 
EQU 
EQU 
shift operation constant 
EQU 
EQU 
EQU 
EQU 
>29 
>2A 
> 2B 
>2C 
>2D 
>2E 
>2F 
>30 
>31 
>32 
>33 
>34 
>35 
> 36 
>37 
>38 
>39 
>3A 
>3B 
>3C 
>3D 
>3E 
>3F 
> 40 
>41 
> 42 
>43 
> 44 
>45 
> 46 
> 47 
>48 
> 49 
> 4A 
> 4B 
> 4C 
> 4D 
>4E 
> 4F 
>50 
>51 
>52 
>53 
>54 
>55 
>56 
>57 
>58 
>59 
>5A 
>5B 
>5C 
>5D 
>5E 
>5F 
> 60 
The List of DSP Assembly Source Code 
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LOW EQU > 61 
* 4.4 other constants 
SPRIOD EQU >62 
ZERO EQU >63 
ONE EQU >64 
TWO EQU >65 
BANK EQU >66 
TCONF EQU >67 
LOWACC EQU >68 
HIHACC EQU >69 
BKSAVE EQU >6A 
IMASK EQU > 6B 
IFIMAG EQU > 6C 
CLINTI EQU >61) 
INTCLR EQU > 6E 
H800 EQU >6F 
FFFF EQU >70 
IOP3 EQU > 71 
IOP4 EQU >72 
IOPS EQU >73 
IOP6 EQU >74 
IOP7 EQU >75 
IOP9 EQU >76 
TABLEO EQU >77 
TABLE EQU >78 
COUNT EQU >79 
SUBINT EQU > 7A 
MINTER EQU >713 
AINTER EQU > 7C 
RSOFLW EQU >71) 
INTCNT EQU >7E 
* 
* Program Memory 
* 
AORG > 00 
* RESET and Interrup branch instruction 
B INIT 
B IRS 
INIT DINT 
LDPK 0* data pointer =0 
LARK ARO, 255 * ARO = 255 
SOVM * set the overflow mode 
* clear RAM data 
ZAC 
LARP ARO * AR pointer =0 ----> ARO 
LOOP SACL 
BANZ LOOP * RAM is clear to 0 
* initialize the constants 
ZAC 
SACL ZERO 
SACL FLAG 
LACK 1 
SACL ONE 
LACK 2 
SACL TWO 
* set up the offset constant 
LACK >8 
SACL H800 
LAC H800,8 
SACL H800 * H800 = (800)H 
* shift operation constant 
LACK >80 * 80000H = (8000)h 
SACL H8000 
LACK > 00 
ADD H8000,8 
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SACL H8000 
LACK >7F 
SACL H7FFF 
LACK >FF 
ADD H7FFF, 8 
SACL H7FFF 
* position loop gain constant 
LACK >7F 
SACL KP 
LACK > FF 
ADD KP, 8 
SACL KP 
LACK > 16 
SACL KPS 
LACK > 44 
ADD KPS, 8 
SACL KPS 
LACK 00 
SACL KPS1 
LACK 00 
ADD KPS1,8 
SACL KPS I 
* Current Loop Constant 
* the current forward gain 
LACK >38 
SACL KI 
LACK >FF 
ADD KI, 8 
SACL KI 
* the feedback scaling factor 
LACK >1 
SACL KIFS 
LACK >C7 
ADD KIFS, 8 
SACL KIFS 
* current lead controller coefficients, 
LACK >61 
SACL PL 
LACK >60 
ADD PL, 8 
SACL PL 
* 
* 
LACK >5 
SACL QL 
LACK >B8 
ADD QL, 8 
SACL QL 
LACK > 40 
SACL DL 
LACK > 21 
ADD DL, 8 
SACL DL 
* notch controller 
LACK >7F 
SACL P 
LACK >D5 
ADD P, 8 
SACL P 
* 
LACK 
SACL 
>7E 
Q 
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* 
* 
LACK >8C 
ADD Q, 8 
SACL Q 
LACK >1C 
SACL Dl 
LACK > FD 
ADD D1,8 
SACL Dl 
LACK >7 
SACL D2 
LACK > 18 
ADD D2,8 
SACL D2 
* position lead controller coefficients 
LACK >7F 
SACL PPL 
LACK > D2 
ADD PPL, 8 
SACL PPL 
* 
* 
LACK >24 
SACL PQL 
LACK >FB 
ADD PQL, 8 
SACL PQL 
LACK >7 
SACL PDL 
LACK >9C 
ADD PDL, 8 
SACL PDL 
* position lag controller coefficient 
LACK >7F 
SACL KG 
LACK >FF 
ADD KG, 8 
SACL KG 
LACK >OC 
SACL PG 
LACK > D4 
ADD PG, 8 
SACL PG 
* 
LACK >0 
SACL DG 
LACK >03 
ADD DG, 8 
SACL DG 
* the second current controller coefficients 
LACK >5B 
SACL PL2 
LACK >6E 
ADD PL2,8 
SACL PL2 
LACK >47 
SACL QL2 
LACK >IC 
ADD QL2,8 
SACL QL2 
The List of DSP Assembly Source Code 
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* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
* 
LACK >52 
SACL DL2 
LACK >49 
ADD DL2,8 
SACL DL2 
the gain-schedule controller coefficients 
LACK >7F 
SACL QS 
LACK >FF 
ADD QS, 8 
SACL QS 
LACK 
SACL 
LACK 
ADD 
SACL 
set up the look-up table for the 
LACK 
SACL 
LAC 
SACL 
SACL 
LACK 
ADD 
SACL 
>00 
DS 
>5F 
DS, 8 
DS 
reference current 
>5 
TABLE 
TABLE, 8 
TABLE 
TABLEO 
199 
TABLE 
COUNT 
set up clear bit for timerl interrupt intl in interrupt flag 
LAC ONE, 4 
SACL CLINT1 
Initialization of the control peripharals 
I/O port initialization 
LACK >FF 
SACL TEMP 
LAC TEMP, 8 
SACL TEMP 
LACK >FF 
ADD TEMP 
SACL TEMP 
SACL FFFF 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT TEMP, DDR 
LAC ONE, 3 
SACL IOP3 
LAC ONE, 4 
SACL IOP4 
LAC ONE, 5 
SACL IOP5 
LAC ONE, 6 
SACL IOP6 
LAC ONE, 7 
SACL IOP7 
LAC ONE, 9 
SACL IOP9 
Arithmetic constant 
LACK >5E 
SACL RSOFLW 
LACK >FC 
The List of DSP Assembly Source Code 
* (TABLE) => 300, the starting 
* address of the reference position 
* COUNT = (300)H + (C7) = (3C7)H 
* TEMP= 1111 1111 1111 1111 
* 10 PORT configured as outputs 
* IOP3=0, Channel 0, position error 
* IOP3 = 1, Channel 1, position 
* IOP4=0, enable the A/D converter 
* IOP4=1, disable the A/D converter 
* IOP5=0, enable the A/D converter 
* IOP5 = 1, disable the A/D converter 
* IOP6=1, green LED on 
* IOP7 =1, red LED on 
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* 
* 
ADD RSOFLW, 8 
SACL RSOFLW 
Interrupt Mask register initialization 
LACK >FF 
SACL TEMP 
LAC TEMP, 8 
SACL TEMP 
LACK >EF 
ADD TEMP 
SACL TEMP 
LACK IBANK 
SACL BANK 
OUT BANK, BSR 
OUT TEMP, IM 
Timerl period register initialization 
LACK 
SACL 
LAC 
SACL 
LACK 
ADD 
SACL 
LACK 
SACL 
OUT 
OUT 
* Set up the timer control register 
LACK 
SACL 
LAC 
SACL 
LACK 
ADD 
SACL 
LACK 
SACL 
OUT 
OUT 
* initialize INTCNT 
LACK 
SACL 
>2 
SPRIOD 
SPRIOD, 8 
SPRIOD 
>71 
SPRIOD 
SPRIOD 
TBANK 
BANK 
BANK, BSR 
SPRIOD, TPR1 
> FF 
TCONF 
TCONF, 8 
TCONF 
>C6 
TCONF 
TCONF 
TBANK 
BANK 
BANK, BSR 
TCONF, TCON 
>A 
INTCNT 
* Initialization of D/A converter 
LACK >08 
SACL TEMP 
LAC TEMP, 8 
SACL TEMP 
* 
LACK BKFFFF 
SACL BANK 
OUT BANK, BSR 
OUT TEMP, DAC 1 
EINT 
* Forever loop and awaiting for interrupt 
LOOM NOP 
NOP 
NOP 
NOP 
NOP 
NOP 
NOP 
NOP 
NOP 
NOP 
B LOOP 1 
The List of DSP Assembly Source Code 
* set up the IM register as 
* 1111 1111 1110 1111 
* mask all the bits except INT1 bit 
* (37D)h=(893)d 
* 893*. 160=142.88us 
* 142.88*140=20.0032ms 
* load timerl period reg 
* TCONF = FFC6 
* initial REFP = (1000 0000 0000) = OV 
* output initial REF to D/A 
* converter 
* enbable the INTM bit 
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* 
** 
* 
IRS 
Interrupt Routine Service (IRS) 
AORG > 100 
SACL LOWACC 
SACH HIHACC 
IN BKSAVE, BSR 
The List of DSP Assembly Source Code 
* store the (ACC) and BSR 
************** Sample Position and Current ***************** 
* 1. 
* 1.1 
Obtain the feedback samples 
start A/D conversions for current and position error 
LACK BKFFFF 
SACL BANK 
SACL FFFF 
OUT BANK, BSR 
OUT FFFF, SADC1 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT IOP3, BCLEAR 
NOP 
NOP 
NOP 
NOP 
LACK BKFFFF 
SACL BANK 
SACL FFFF 
OUT BANK, BSR 
OUT FFFF, SADC2 
* 1.2 Wait for A/D conversions 
AD1 
ZAC 
SACL TEMP 
LAC TEMP 
ADD ONE 
SACL TEMP 
LAC INTCNT 
SUB TEMP 
BNZ AD1 
* 1.3 Read the A/D converter 2 for position error sampling 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT IOP9, BCLEAR 
LACK BKFFFF 
SACL BANK 
OUT BANK, BSR 
IN ERRPO, RADC2 
LACK 
SACL 
OUT 
OUT 
* 1.4 Read the A/D Convert I for 
LACK 
SACL 
OUT 
OUT 
LACK 
SACL 
IOBANK 
BANK 
BANK, BSR 
IOP9, BITSET 
current sampling 
IOBANK 
BANK 
BANK, BSR 
IOP4, BCLEAR 
BKFFFF 
BANK 
* start A/D converter 1 for current 
* set the channel for position error 
* start A/D converter 2 for position error 
* enable the ADC 2 chip select(CS) 
* NOTE: (CS) is independent from 
* (CONVST) 
* Disable the ADC? 
* enable the A/D I chip select(CS) 
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OUT BANK, BSR 
IN ACTULI, RADCI ACTULI =>9 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT IOP4, BITSET 
* 1.5 start A/D converter 2 for position 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT IOP3, BSET 
NOP 
NOP 
NOP 
NOP 
LACK BKFFFF 
SACL BANK 
SACL FFFF 
OUT BANK, BSR 
OUT FFFF, SADC2 
* 1.6 convert position sample into a 16-bit variable 
LAC ACTLPO, 4 
SACL ERRPO 
* convert current sample into a 16 bit variable 
LAC ACTULI, 4 
SACL MI2WO 
* set the channel for position 
* start A/D converter 2 for position 
* convert ACTLPO into a two 
* 1.7 Scale position error KPs*ERRp, KPs is predefined, and implemented in 16-bit x 16-bit 
LT KPS2 
MPY ERRPO 
PAC 
SACH ERRPO, 1 
SACL ERRP1 
ZALH ERRP1 
SACH ERRP1,4 
* 
ZALH ERRPI 
SACH ERRP1,1 
* 2. Position Loop Algorithms 
* 2.1 Compute notch compensator 
ZALH ERRPO 
ADDS ERRP1 
LST RSOFLW 
SUBS W1 
SUBH WO 
SACH VO 
SACL V1 
BV OFLW1 
OFLW 1 NOP 
* 
OFLW2 
* 
ZALH VO 
ADDS vi 
LST RSOFLW 
SUBS xi 
SUBH X0 
SACH VO 
SACL V1 
BV OFLW2 
NOP 
* IST SUBTRACTION 
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* 
* 
OFLW3 
* 
OFLW4 
LT 
NOP 
MPY 
PAC 
SACH 
SACL 
LT 
NOP 
MPY 
PAC 
SACH 
SACL 
P 
vo 
REFI0,1 
REFI1 
Q 
WO 
RTMP 10,1 
RTMP11 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
ADDS RTMP 11 
ADDH RTMP10 
SACH REFIO 
SACL REFI1 
BV OFLW3 
NOP 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
ADDS xi 
ADDH X0 
SACH REFIO 
SACL REFI1 
BV OFLW4 
NOP 
* 2.2 Read the A/D converter 2 for position sampling 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT IOP9, BCLEAR * enable the ADC 2 chip select(CS) 
LACK BKFFFF * NOTE: (CS) is independent from 
SACL BANK * (CONVST) 
OUT BANK, BSR 
IN POSIO, RADC2 
LACK IOBANK 
SACL BANK 
OUT BANK, BSR 
OUT IOP9, BITSET 
* 
* 2.3 Compute position lead compensator 
* 
PFLW 1 
* 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
SUBS PWL1 
SUBH PWLO 
SACH PVLO 
SACL PVL1 
BV PFLW 1 
NOP 
LT 
NOP 
1IPY 
PAC 
PPL 
PV LO 
* Disable the ADC2 
* IST SUBTRACTION 
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* 
* 
SACH REFI0,1 
SACL REFI1 
LT PQL 
NOP 
MPY PWLO 
PAC 
SACH RTMP10,1 
SACL RTMP 11 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
ADDS RTMP11 
ADDH RTMP 1O 
SACH REFIO 
SACL REFI1 
BV PFW1 
PFW1 NOP 
* 
* 2.4 Compute lag compensator 
* 
PFWG1 
* 
* 
OFLWG 
* 
OFLWG1 
* 
ZALH REFIO 
ADDS REFI 1 
LST RSOFLW 
SUBS WGI 
SUBH WGO 
SACH VGO 
SACL VGI 
BV PFWG1 
NOP 
LT PG 
NOP 
MPY VGO 
PAC 
SACH REFI0,1 
SACL REFI1 
ZALH REFI1 
SACH REFI1,1 
ZALH REFIO 
ADDS REFIT 
LST RSOFLW 
ADDS WGI 
ADDH WGO 
SACH REFIO 
SACL REFIT 
BV OFLWG 
NOP 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
ADDS REFI1 
ADDH REFIO 
SACH REFIO 
SACL REFI1 
BV OFLWG1 
NOP 
LT KG 
NOP 
MPY REFIO 
PAC 
SACH REFIO. I 
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* 
* 
* 
** 
* 
LAC SFLAG 
BNZ STABLE 
LAC POSIO 
BNZ LINEAR 
SUB POSH 
BGZ LINEAR 
LAC ONE 
SACL SFLAG 
STABLE LAC TABLE 
TBLR PS 
ADD ONE 
SACL TABLE 
LAC PS 
ADD TEMP 
SACL WS 
RESET 
LAC TALBEO 
SUB TABLE 
BZ RESET 
NOP 
B SCHDULE 
LACK >5 
SACL TABLE 
LAC TABLE, 8 
SACL TABLE 
* Compute the gain schedule compensator 
* Vs = REFI - Ws 
SCHDULE ZALH REFIO 
ADDS REFI1 
LST RSFLW 
SUBS WS1 
SUBH WSO 
SACH VSO 
SACL VS1 
BV OFLWS 
OFLWS NOP 
* REFI = Ps*Vs + Qs*Ws 
LT PS 
NOP 
MPY VS0 
PAC 
SACH REFIO 
SACL REFIO 
LT 
NOP 
N1 PY 
SACL REFI1 
ZALH REFI1 
SACH REFI1,1 
NOP 
NOP 
2.5 gain-schedule control algorithms 
Qs 
WSO 
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PAC 
SACH RTMPIO 
SACL RTMP11 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
ADDS RTMP10 
ADDH RTMP1I 
SACH REFIO 
SACL REFI 1 
BV OFLWS1 
OFLWS 1 NOP 
** 
* 2.6 Scale REFI KP*REFI (2 word X1 word) KP is predefined 
* 
LINEAR LAC POSIO 
SACL POSH 
LT KP 
NOP 
MPY 
PAC 
REFIO 
SACH REFI0,1 
SACL REFI1 
* left shift 1 
ZALH REFIO 
ADDS REFI1 
LST RSOFLW 
ADDS REFI1 
ADDH REFIO 
SACH REFIO 
SACL REFI1 
BV OFLS 1 
OFLS 1 NOP 
* 
*3 
* 3.1 
Current Loop Algorithms 
Scale current feedback 
* 3.2 Compute 
OFLW5 
* 
LT 
MPY 
PAC 
SACH 
SACL 
ZALH 
SACH 
NOP 
ERRI = 
ZALH 
ADDS 
LST 
SUBS 
SUBH 
SACH 
SACL 
BV 
NOP 
KIFS 
MI2W0 
MI2W0,1 
MI2W1 
MI2W1 
MI2W1,1 
REFI - MI2W 
REFIO 
REFI1 
RSOFLW 
MI2W1 
MI2W0 
ERRIO 
ERRI1 
OFLW5 
* 3.3 Compute current lead ERRI*Gl(s) 
* 
ZALH ERRIO 
ADDS ERRI 1 
LST RSOFLW 
SUBS WL1 
SUBH WLO 
SACH VLO 
SACL VL1 
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OFLW6 
* 
BV 
NOP 
OFLW6 
LT 
NOP 
MPY 
PAC 
SACH 
SACL 
* 
* 
OFLW7 
LT 
NOP 
MPY 
PAC 
SACH 
SACL 
ZALH 
ADDS 
LST 
ADDS 
ADDH 
SACH 
SACL 
BV 
NOP 
* 3.4 Compute the second 
ZALH 
ADDS 
LST 
SUBS 
SUBH 
SACH 
SACL 
BV 
OFIW NOP 
* 
LT 
NOP 
MPY 
PAC 
SACH 
SACL 
* 
* 
OFIW I 
* 
*4 
PL 
VLO 
CNTRL0,1 
CNTRL 1 
QL 
WLO 
RTMP10,1 
RTMP 11 
CNTRLO 
CNTRL 1 
RSOFLW 
RTMP 11 
RTMP 10 
CNTRLO 
CNTRL 1 
OFLW7 
current controller CNTRL*G12(s) 
CNTRLO 
CNTRL 1 
RSOFLW 
WL21 
WL20 
V L20 
VL21 
OFIW 
PL2 
V L20 
CNTRL0,1 
CNTRLI 
LT QL2 
NOP 
MPY WL20 
PAC 
SACH RTMP10,1 
SACL RTMP11 
ZALH CNTRLO 
ADDS CNTRL1 
LST RSOFLW 
ADDS RTMP11 
ADDH RTMP 10 
SACH CNTRLO 
SACL CNTRLI 
BV OFIW 1 
NOP 
NOP 
MPY 
PAC 
scale the output CNTRL* (KI/N) 
LT KI 
CNTRLO 
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* 
SACH 
SACL 
CNTRL*25 (=2"8) 
ZALH 
ADDS 
SACH 
SACL 
shift entire ACC 4 bits * left 
* left 
* 
SACH 
ZALH 
SACH 
shift entire ACC 
ZALH 
ADDS 
SACH 
ZALH 
SACH 
CNTRL0,1 
CNTRLI 
CNTRLO 
CNTRL 1 
TEMP 
LOW 
HIGH, 4 
LOW 
LOW, 4 
another 4 bits 
HIGH 
LOW 
HIGH, 4 
LOW 
CNTRL1,4 
the high ACC bits 
TEMP 
H8000 
SIGN 
recover the sign bit in 
LAC 
AND 
SACL 
LAC 
AND 
OR 
SACL 
*5 output to D/A converter 
LAC 
ADDH 
SACH 
LACK 
SACL 
OUT 
OUT 
* 
*6 Delta operation for 
* 6.1 notch compensator 
LT 
NOP 
MPY 
PAC 
SACH 
* 
OFLW8 
* 
ZALH 
ADDS 
LST 
ADDS 
ADDH 
SACH 
SACL 
BV 
NOP 
LT 
NOP 
MPY 
PAC 
SACH 
* 
ZALH 
ADDS 
LST 
ADDS 
ADDH 
SACH 
HIGH 
H7FFF 
SIGN 
CNTRLO 
CNTRLO, >C 
H800 
CNTRL 
BKFFFF 
BANK 
BANK, BSR 
CNTRL, DAC 1 
position loop algorithms 
D2 
Wo 
RTMPOO, l 
X0 
X1 
RSOFLW 
RTMPOI 
RTMPOO 
X0 
X1 
OFLW8 
D1 
vo 
RTMP00,1 
WO 
W1 
RSOFLW 
RTMPO 1 
RTMPOO 
WO 
The List of DSP Assembly Source Code 
* entire ACC left shift 4 and say e 
256 
Appendix D 
SACL wi 
BV OFLW9 
OFLW9 NOP 
* 6.2 lead compensator 
ZALH PVL1 
BGEZ PN1 
ZALH PVLO 
ADDH ONE 
SACH HWORD 
ZALH PVL1 
SACH MWORD 
B PM1 
PN1 ZALH PVLO 
ADDS PVL1 
SACH HWORD 
SACL MWORD 
NOP 
PMl LT PDL 
NOP 
MPY MWORD 
PAC 
SACH RTMP01 
AND FFFF 
SACH MINTER, 1 
MPY HWORD 
PAC 
ADD RTMPOI 
SACH RTMP00,1 
SACL RTMP01 
LAC RTMPO 1,1 
ADDS MINTER 
SACL RTMP01 
* 
PFLW2 
* 
ZALH PWLO 
ADDS PWL1 
LST RSOFLW 
ADDS RTMP01 
ADDH RTMPOO 
SACH PWLO 
SACL PWL1 
BV PFLW2 
NOP 
* 6.3 delta operation for position lag controller 
LT DG 
NOP 
MPY VGO 
PAC 
SACH RTMP00,1 
SACL RTMP01 
* 
ZALH RTMPOI 
SACH RTMPO 1,1 
ZALH WGO 
ADDS WG1 
LST RSOFLW 
ADDS RTMPO1 
ADDH RTMPOO 
SACH WGO 
SACL WG1 
BV OFLWGD 
OFLWGD NOP 
* 6.4 gain-scheduled controller 
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OFLWS3 
* 
LT DS 
NOP 
MPY VS0 
PAC 
SACH RTMPO 
SACL RTMP 1 
ZALH RTMP1 
SACH RTMP1,1 
ZALH WSO 
ADDS WS1 
LST RSOFLW 
ADDS RTMPI 
ADDH RTMPO 
SACH WSO 
SACL WS1 
BV OFLWS3 
NOP 
*7 Delta operation for current loop 
* 7.1 current lead compensator 
ZALH VL1 
BGEZ LPN9 
ZALH V LO 
ADDH ONE 
SACH HWORD 
ZALH VL1 
SACH MWORD 
B MULTN9 
LPN9 ZALH VLO 
ADDS VL1 
SACH HWORD 
SACL MWORD 
NOP 
NOP 
NOP 
MULTN9 LT DL 
NOP 
MPY MWORD 
PAC 
SACH RTMPOI 
AND FFFF 
SACH MINTER, 1 
MPY HWORD 
PAC 
ADD RTMP01 
SACH RTMP00,1 
SACL RTMP01 
LAC RTMPO 1,1 
ADDS MINTER 
SACL RTMP01 
* 
ZALH WLO 
ADDS WL1 
LST RSOFLW 
ADDS RTMP01 
ADDH RTMPOO 
SACH WLO 
SACL WL1 
BV OFLW 1O 
OFLW 1O NOP 
* 7.2 second current compensator 
ZALH VLO 
ADDS VL1 
LST RSOFLW 
ADDS ß'L1 
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ADDH VLO 
SACH VLO 
SACL VL1 
BV OVFI 
OVFI NOP 
* multiply by DL2/2 
LT 
NOP 
MPY 
PAC 
SACH RTMP00,1 
SACL RTMP01 
DL2 
V L20 
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ZALH WL20 
ADDS WL21 
LST RSOFLW 
ADDS RTMP01 
ADDH RTMPOO 
SACH WL20 
SACL WL21 
BV OFIW2 
OFIW2 NOP 
* 8. Interrupt Routine Service (IRS) is finished 
* 
FINISH LACK 
SACL 
OUT 
OUT 
IBANK 
BANK 
BANK, BSR 
CLINTI, FCLEAR 
OUT 
ZALH 
ADDS 
EINT 
RET 
BKSAVE, BSR 
HIHACC 
LOWACC 
* look-up table for the gain-scheduled controller 
AORG > 500 
GI DATA 21850 
G2 DATA 21790 
G3 DATA 21614 
G4 DATA 21327 
G5 DATA 20938 
G6 DATA 20457 
G7 DATA 19897 
G8 DATA 19274 
G9 DATA 18600 
G 10 DATA 17890 
G II DATA 17157 
G12 DATA 16412 
G13 DATA 15665 
G14 DATA 14925 
G 15 DATA 14199 
G16 DATA 13491 
G 17 DATA 12807 
G18 DATA 12149 
G 19 DATA 11519 
G20 DATA 10919 
G21 DATA 10348 
G22 DATA 9807 
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G23 DATA 9295 
G24 DATA 8812 
G25 DATA 8356 
G26 DATA 7926 
G27 DATA 7522 
G28 DATA 7142 
G29 DATA 6784 
G30 DATA 6448 
G31 DATA 6132 
G32 DATA 5834 
G33 DATA 5554 
G34 DATA 5291 
G35 DATA 5044 
G36 DATA 4811 
G37 DATA 4591 
G38 DATA 4384 
G39 DATA 4189 
G40 DATA 4005 
G41 DATA 3831 
G42 DATA 3668 
G43 DATA 3513 
G44 DATA 3366 
G45 DATA 3228 
G46 DATA 3097 
G47 DATA 2972 
G48 DATA 2855 
G49 DATA 2743 
G50 DATA 2638 
G51 DATA 2537 
G52 DATA 2442 
G53 DATA 2351 
G54 DATA 2265 
G55 DATA 2183 
G56 DATA 2105 
G57 DATA 2031 
G58 DATA 1960 
G59 DATA 1893 
G60 DATA 1829 
G61 DATA 1767 
G62 DATA 1709 
G63 DATA 1653 
G64 DATA 1599 
G65 DATA 1548 
G66 DATA 1499 
G67 DATA 1453 
G68 DATA 1408 
G69 DATA 1365 
G70 DATA 1324 
G71 DATA 1285 
G72 DATA 1248 
G73 DATA 1211 
G74 DATA 1177 
G75 DATA 1144 
G76 DATA 1112 
G77 DATA 1081 
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G78 DATA 1052 
G79 DATA 1024 
G80 DATA 997 
G81 DATA 970 
G82 DATA 1081 
G83 DATA 1211 
G84 DATA 1365 
G85 DATA 1548 
G86 DATA 1767 
G87 DATA 2031 
G88 DATA 2351 
G89 DATA 2743 
G90 DATA 3228 
G91 DATA 3831 
G92 DATA 4591 
G93 DATA 5554 
G94 DATA 6784 
G95 DATA 8356 
G96 DATA 10348 
G97 DATA 12807 
G98 DATA 15665 
G99 DATA 18600 
G 100 DATA 20938 
G101 DATA 21850 
G102 DATA 20938 
G103 DATA 18600 
G104 DATA 15665 
G 105 DATA 12807 
G106 DATA 10348 
G107 DATA 8356 
G 108 DATA 6784 
G109 DATA 5554 
G110 DATA 4591 
G111 DATA 3831 
GI 12 DATA 3228 
G113 DATA 2743 
GI 14 DATA 2351 
0115 DATA 2031 
GI 16 DATA 1767 
GI 17 DATA 1548 
GI 18 DATA 1365 
GI 19 DATA 1211 
G 120 DATA 1081 
G121 DATA 970 
G122 DATA 997 
G123 DATA 1024 
G123 DATA 1052 
G124 DATA 1081 
G 125 DATA 1112 
G126 DATA 1144 
G 127 DATA 1177 
G128 DATA 1211 
G129 DATA 1248 
G130 DATA 1285 
G131 DATA 1324 
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G 132 DATA 1365 
G133 DATA 1408 
G134 DATA 1453 
G135 DATA 1499 
G136 DATA 1548 
G137 DATA 1599 
G138 DATA 1653 
G139 DATA 1709 
G140 DATA 1767 
G141 DATA 1829 
G142 DATA 1893 
G143 DATA 1960 
G144 DATA 2031 
G145 DATA 2105 
G146 DATA 2183 
G 148 DATA 2265 
G149 DATA 2351 
G150 DATA 2442 
G151 DATA 2537 
G152 DATA 2638 
G153 DATA 2743 
G154 DATA 2855 
G155 DATA 2972 
G156 DATA 3097 
G157 DATA 3228 
G158 DATA 3366 
G159 DATA 3513 
G160 DATA 3668 
G161 DATA 3831 
G162 DATA 4005 
G 163 DATA 4189 
G164 DATA 4384 
G 165 DATA 4591 
G166 DATA 4811 
G 167 DATA 5044 
G168 DATA 5291 
G 169 DATA 5554 
G170 DATA 5834 
G171 DATA 6132 
G172 DATA 6448 
G173 DATA 6784 
G 174 DATA 7142 
G175 DATA 7522 
G 176 DATA 7926 
G 177 DATA 8356 
G178 DATA 8812 
G179 DATA 9295 
G180 DATA 9807 
G181 DATA 10348 
G182 DATA 10919 
G183 DATA 11519 
G184 DATA 12149 
G185 DATA 12807 
G186 DATA 13491 
G 187 DATA 14199 
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G188 DATA 14925 
G189 DATA 15665 
G190 DATA 16412 
G191 DATA 17157 
G192 DATA 17890 
G193 DATA 18600 
G194 DATA 19274 
G195 DATA 19897 
G196 DATA 20457 
G197 DATA 20938 
G 198 DATA 21327 
G199 DATA 21614 
G200 DATA 21790 
